Standard Products UT54ACS139/UT54ACTS139 Dual 2-Line to 4-Line Decoders/Demultiplexers. Datasheet November 2010

Similar documents
Standard Products UT54ACS153/UT54ACTS153 Dual 4 to 1 Multiplexers. Datasheet November 2010

Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset. Datasheet November 2010

Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops. Datasheet November 2010

UT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet

Standard Products UT54ACS190/UT54ACTS190 Synchronous 4-Bit Up-Down BCD Counters. Datasheet November

Standard Products UT54ACS273/UT54ACTS273 Octal D-Flip-Flops with Clear. Datasheet December 16, 2011

UT54ACS164/UT54ACTS164 8-Bit Shift Registers January, 2018 Datasheet

UT54ACS164E/UT54ACTS164E 8-Bit Shift Registers January, 2018 Datasheet

UT54ACTQ16374 RadHard CMOS 16-bit D Flip-Flop TTL Inputs, and Three-State Outputs Datasheet

UT54ALVC2525 Clock Driver 1 to 8 Minimum Skew Data Sheet February 2016

Datasheet. Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant

ORGANIZATION AND APPLICATION The MUX8532 consists of two independent 16 channel multiplexers arranged as shown in the block diagram.

Datasheet. Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

UT8CR512K32 16 Megabit SRAM Data Sheet September

Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

ORGANIZATION AND APPLICATION The MUX8523 consists of two independent 16 channel multiplexers arranged as shown in the block diagram.

UT54ACS2S99S Dual, Sequential, ManyGate Configurable Logic Gate Datasheet May 2016 The most important thing we build is trust

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

RadHard-by-Design Analog RHD8544

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

The 74HC21 provide the 4-input AND function.

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

54AC32 Quad 2-Input OR Gate

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook

3.3 V 256 K 16 CMOS SRAM

CD54/74AC153, CD54/74ACT153

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

5.0 V 256 K 16 CMOS SRAM

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

74AC00, 74ACT00 Quad 2-Input NAND Gate

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

UNISONIC TECHNOLOGIES CO., LTD U74HC14

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

54AC174/54ACT174 Hex D Flip-Flop with Master Reset

54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs

74LV393 Dual 4-bit binary ripple counter

5 V 64K X 16 CMOS SRAM

April 2004 AS7C3256A

3.3 V 64K X 16 CMOS SRAM

Hex inverting Schmitt trigger with 5 V tolerant input

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

CD74HC151, CD74HCT151

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

74VHC08 Quad 2-Input AND Gate

2-input EXCLUSIVE-OR gate

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

Features Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

2 Input NAND Gate L74VHC1G00

The 74LV08 provides a quad 2-input AND function.

MM54HC08 MM74HC08 Quad 2-Input AND Gate

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

54AC 74AC11 Triple 3-Input AND Gate

MM74HC154 4-to-16 Line Decoder

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

CD4028BC BCD-to-Decimal Decoder

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

MM54HC154 MM74HC154 4-to-16 Line Decoder

Low Voltage 2-1 Mux, Level Translator ADG3232

INTEGRATED CIRCUITS. 74F804, 74F1804 Hex 2-input NAND drivers. Product specification Sep 14. IC15 Data Handbook

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

5-stage Johnson decade counter

onlinecomponents.com

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

CD74HC147, CD74HCT147

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

CD54/74HC138, CD54/74HCT138, CD54/74HC238, CD54/74HCT238

NTE4501 Integrated Circuit CMOS, Dual 4 Input NAND Gate, 2 Input NOR/OR Gate, 8 Input AND/NAND Gate

CD74HC109, CD74HCT109

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

SY10/100EL11V. General Description. Precision Edge. Features. Pin Names. 5V/3.3V 1:2 Differential Fanout Buffer. Revision 10.0

8-bit binary counter with output register; 3-state

The 74LVC1G02 provides the single 2-input NOR function.

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

INTEGRATED CIRCUITS. 74ALS138 1-of-8 decoder/demultiplexer. Product specification 1996 Jul 03 IC05 Data Handbook

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

CD54/74HC151, CD54/74HCT151

4-bit magnitude comparator

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74AHC1G00; 74AHCT1G00

CD4021BC 8-Stage Static Shift Register

MM74HC138 3-to-8 Line Decoder

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

The 74LVC1G11 provides a single 3-input AND gate.

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7SG02FU IN A GND

The 74LV32 provides a quad 2-input OR function.

Transcription:

Standard Products UT54ACS9/UT54ACTS9 Dual -Line to 4-Line Decoders/Demultiplexers Datasheet November 00 www.aeroflex.com/logic FEATURES Incorporates two enable inputs to simplify cascading and/or data reception.μ CMOS - Latchup immune High speed Low power consumption Single 5 volt supply Available QML Q or V processes Flexible package - 6-pin DIP - 6-lead flatpack UT54ACS9 - SMD 596-96546 UT54ACTS9 - SMD 596-96547 DESCRIPTION PINOUTS IG A B Y0 Y Y Y V SS 6-Pin DIP Top View 4 5 6 7 6 5 4 0 8 9 V DD G A B Y0 Y Y Y 6-Lead Flatpack Top View The UT54ACS9 and the UT54ACTS9 are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. The devices consist of two individual two-line to four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications. The devices are characterized over full military temperature range of -55 C to +5 C. G A B Y0 Y Y Y V SS 4 5 6 6 5 4 7 0 8 9 V DD G A B Y0 Y Y Y FUNCTION TABLE ENABLE INPUTS SELECT INPUTS OUTPUT LOGIC DIAGRAM G B A Y0 Y Y Y H X X H H H H L L L L H H H L L H H L H H L H L H H L H L H H H H H L SELECT G A B G () () () (5) (4) Y0 (5) Y (6) Y (7) Y () Y0 () Y DATA SELECT A B (4) () (0) Y (9) Y

LOGIC SYMBOL A B G A B G () () () (4) () (5) EN X/Y 0 (4) (5) (6) (7) () () (0) (9) Y0 Y Y Y Y0 Y Y Y A () B () G () A (4) B () (5) G 0 DMUX G 0 --- 0 (4) (5) (6) (7) () () (0) (9) Y0 Y Y Y Y0 Y Y Y Note:. Logic symbols in accordance with ANSI/IEEE Std 9-984 and IEC Publication 67-.

OPERATIONAL ENVIRONMENT PARAMETER LIMIT UNITS Total Dose.0E6 rads(si) SEU Threshold 80 MeV-cm /mg SEL Threshold 0 MeV-cm /mg Neutron Fluence.0E4 n/cm Notes:. Logic will not latchup during radiation exposure within the limits defined in the table.. Device storage elements are immune to SEU affects. ABSOLUTE MAXIMUM RATINGS SYMBOL PARAMETER LIMIT UNITS V DD Supply voltage -0. to 7.0 V V I/O Voltage any pin -. to V DD +. V T STG Storage Temperature range -65 to +50 C T J Maximum junction temperature +75 C T LS Lead temperature (soldering 5 seconds) +00 C Θ JC Thermal resistance junction to case 0 C/W I I DC input current ±0 ma P D Maximum power dissipation W Note:. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER LIMIT UNITS V DD Supply voltage 4.5 to 5.5 V V IN Input voltage any pin 0 to V DD V T C Temperature range -55 to + 5 C

DC ELECTRICAL CHARACTERISTICS 7 (V DD = 5.0V ±0%; V SS = 0V 6, -55 C < T C < +5 C); Unless otherwise noted, Tc is per the temperature range ordered. SYMBOL PARAMETER CONDITION MIN MAX UNIT V IL Low-level input voltage ACTS ACS V IH High-level input voltage ACTS ACS 0.8 V.V DD.5V DD V.7V DD I IN Input leakage current ACTS/ACS V IN = V DD or V SS - μa V OL Low-level output voltage ACTS ACS I OL = 8.0mA I OL = 00μA 0.40 0.5 V V OH High-level output voltage ACTS ACS I OH = -8.0mA I OH = -00μA.7V DD V DD - 0.5 V I OL Output current 0 (Sink) I OH Output current 0 (Source) V IN = V DD or V SS V OL = 0.4V V IN = V DD or V SS V OH = V DD - 0.4V 8 ma -8 ma I OS Short-circuit output current,4 ACTS/ACS V O = V DD and V SS -00 00 ma P total Power dissipation, 8,,9 C L = 50pF.8 mw/ MHz I DDQ Quiescent Supply Current V DD = 5.5V 0 μa ΔI DDQ Quiescent Supply Current Delta ACTS For input under test V IN = V DD -.V.6 ma For all other inputs V IN = V DD or V SS V DD = 5.5V C IN Input capacitance 5 ƒ = MHz @ 0V 5 pf C OUT Output capacitance 5 ƒ = MHz @ 0V 5 pf 4

Notes:. Functional tests are conducted in accordance with MIL-STD-88 with the following input test conditions: V IH = V IH (min) + 0%, - 0%; V IL = V IL (max) + 0%, - 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to V IH (min) and V IL (max).. Supplied as a design limit but not guaranteed or tested.. Per MIL-PRF-855, for current density 5.0E5 amps/cm, the maximum product of load capacitance (per output buffer) times frequency should not exceed,765 pf/mhz. 4. Not more than one output may be shorted at a time for maximum duration of one second. 5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V SS at frequency of MHz and a signal amplitude of 50mV rms maximum. 6. Maximum allowable relative shift equals 50mV. 7. All specifications valid for radiation dose E6 rads(si). 8. Power does not include power contribution of any TTL output sink current. 9. Power dissipation specified per switching output. 0. This value is guaranteed based on characterization data, but not tested. 5

AC ELECTRICAL CHARACTERISTICS (V DD = 5.0V ±0%; V SS = 0V, -55 C < T C < +5 C); Unless otherwise noted, Tc is per the temperature range ordered. SYMBOL PARAMETER MINIMUM MAXIMUM UNIT t PHL Select to output Yn 4 ns t PLH Select to output Yn 5 ns t PHL Enable to output Yn 4 ns t PLH Enable to output Yn ns Notes:. Maximum allowable relative shift equals 50mV.. All specifications valid for radiation dose E6 rads(si). 6

PACKAGING Side-Brazed Packages 7

FLATPACK PACKAGES 8

UT54ACS9/UT54ACTS9: SMD 596 * ***** ** * * * Lead Finish: (Notes & ) A = Solder C = Gold X = Optional Package Type: X = 6-lead ceramic bottom-brazed dual-in-line Flatpack C = 6-lead ceramic side-brazed dip Class Designator: Q = QML Class Q V = QML Class V Device Type: 0 Drawing Number: 96546 = UT54ACS9 96547 = UT54ACTS9 Total Dose: (Notes & 4) R = E5 rads(si) F = E5 rads(si) G = 5E5 rads(si) H = E6 rads(si) Notes:. Lead finish (A,C, or X) must be specified.. If an X is specified when ordering, part marking will match the lead finish and will be either A (solder) or C (gold).. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory. 4. Device type 0 is only offered with a TID tolerance guarantee of E5 rads(si) or E6 rads(si) and is tested in accordance with MIL-STD-88 Test Method 09 Condition A and section... Device type 0 is only offered with a TID tolerance guarantee of E5 rads(si), E5 rads(si), and 5E5 rads(si), and is tested in accordance with MIL-STD-88 Test Method 09 Condition A. 9

Aeroflex Colorado Springs - Datasheet Definition Advanced Datasheet - Product In Development Preliminary Datasheet - Shipping Prototype Datasheet - Shipping QML & Reduced Hi-Rel COLORADO Toll Free: 800-645-886 Fax: 79-594-8468 SE AND MID-ATLANTIC Tel: -95-464 Fax: -95-454 INTERNATIONAL Tel: 805-778-99 Fax: 805-778-980 WEST COAST Tel: 949-6-60 Fax: 949-6-66 NORTHEAST Tel: 60-888-975 Fax: 60-888-4585 CENTRAL Tel: 79-594-807 Fax: 79-594-8468 www.aeroflex.com info-ams@aeroflex.com Aeroflex UTMC Microelectronic Systems Inc. (Aeroflex) reserves the right to make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties. Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused 0