ECE 145A/218A Power Amplifier Design Lectures. Power Amplifier Design 1

Similar documents
Lecture 11: J-FET and MOSFET

ESE319 Introduction to Microelectronics. Output Stages

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

Homework Assignment 09

Biasing the CE Amplifier

Circle the one best answer for each question. Five points per question.

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

6.012 Electronic Devices and Circuits

Chapter 6: Field-Effect Transistors

Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution

Homework Assignment 08

Bipolar Junction Transistor (BJT) - Introduction

Lecture 23: NorCal 40A Power Amplifier. Thermal Modeling.

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

ELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

6.012 Electronic Devices and Circuits

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Lecture 6: 2D FET Electrostatics

Chapter 3 Output stages

ECE 304: Design Issues for Voltage Follower as Output Stage S&S Chapter 14, pp

Operational Amplifiers

ECE-305: Fall 2017 MOS Capacitors and Transistors

ECE 497 JS Lecture - 12 Device Technologies

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

55:041 Electronic Circuits The University of Iowa Fall Final Exam

Appendix 1: List of symbols

Lecture 3: Transistor as an thermonic switch

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 4 Field-Effect Transistors

à FIELD EFFECT TRANSISTORS

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

EE105 Fall 2014 Microelectronic Devices and Circuits

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (π MOSIII) 2SK2610

The Devices. Jan M. Rabaey

Electronic Circuits. Bipolar Junction Transistors. Manar Mohaisen Office: F208 Department of EECE

Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model

DISCRETE SEMICONDUCTORS DATA SHEET. BLF145 HF power MOS transistor

Chapter 10 Instructor Notes

Lecture 8: Ballistic FET I-V

Lecture 7: Transistors and Amplifiers

EE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model

CLASS C. James Buckwalter 1

Class E Design Formulas V DD

MOSFET Physics: The Long Channel Approximation

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

ECE 205: Intro Elec & Electr Circuits

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

55:041 Electronic Circuits The University of Iowa Fall Exam 2

in Electronic Devices and Circuits

Problem 9.20 Threshold bias for an n-channel MOSFET: In the text we used a criterion that the inversion of the MOSFET channel occurs when V s = ;2 F w

ELEN 610 Data Converters

SOME USEFUL NETWORK THEOREMS

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

Section 1: Common Emitter CE Amplifier Design

DISCRETE SEMICONDUCTORS DATA SHEET. BLF521 UHF power MOS transistor

S.E. Sem. III [ETRX] Electronic Circuits and Design I

Section 12: Intro to Devices

Charge-Storage Elements: Base-Charging Capacitance C b

Lecture 12: MOSFET Devices

DEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:

Typical example of the FET: MEtal Semiconductor FET (MESFET)

5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

Spring Semester 2012 Final Exam

Switching circuits: basics and switching speed

Metal-oxide-semiconductor field effect transistors (2 lectures)

Section 12: Intro to Devices

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

MOS Transistor Theory

MOSFET: Introduction

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

ECE 546 Lecture 10 MOS Transistors

Modeling of Devices for Power Amplifier Applications

ECE315 / ECE515 Lecture-2 Date:

DISCRETE SEMICONDUCTORS DATA SHEET. BLF245 VHF power MOS transistor

EE 330 Lecture 25. Small Signal Modeling

Tunnel Diodes (Esaki Diode)

ECE 305: Fall MOSFET Energy Bands

Device Models (PN Diode, MOSFET )

DISCRETE SEMICONDUCTORS DATA SHEET. BLF543 UHF power MOS transistor

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Device Models (PN Diode, MOSFET )

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

Lecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen

7. DESIGN OF AC-COUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING

High-to-Low Propagation Delay t PHL

DISCRETE SEMICONDUCTORS DATA SHEET. BLF246 VHF power MOS transistor Oct 21. Product specification Supersedes data of September 1992

Capacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

N-Channel Enhancement-Mode Vertical DMOS FET

Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation

6.012 Electronic Devices and Circuits Spring 2005

Transcription:

Power Amplifiers; Part 1 Class A Device Limitations Large signal output match Define efficiency, power-added efficiency Class A operating conditions Thermal resistance We have studied the design of small-signal amplifiers The designs were based on small-signal S-parameters. The output was often conjugately matched to increase gain. I DQ V DQ conjugate match: SS AC Load Line Re{ Z L }= Re Z OUT { } 5/4/07 1 of 18 Prof. S. Long

The small signal conjugate match leads to limitations on voltage and current swing. Not important for SS amps, but crucial for power amps. ΔV << V DQ ΔI << I DQ Power amps require a large-signal design methodology: ΔV and ΔI are significant compared with V DQ and I DQ. Power Amp Objective: Get the largest ΔV and ΔI without: 1. Clipping large saturation of gain; - distortion generated. Destroying the device. avoid breakdown I MAX must be within device specs P DISS must not overheat the device 5/4/07 of 18 Prof. S. Long

Device limitations and clipping. Every device has maximum voltage and current limits. Breakdown voltage: Electric field large enough to generate electron-hole pair qv > E gap of semiconductor. Electrons injected into channel from source or into collector from emitter are accelerated in high field. S G D Electric field electrons holes Collisions transfer energy to Si atoms. Electron is released, accelerates creates hole. Electron-hole pairs are then accelerated further generating more electrons, holes. This leads to rapid increase in current for voltages beyond breakdown AVALANCHE BREAKDOWN!!! 5/4/07 3 of 18 Prof. S. Long

Maximum Current GaAs FET: I DSS for FET = I D @V GS = 0 I D qnv sat n ( V GS V T ) m also must avoid forward gate conduction on MESFET or PHEMT Si MOSFET: Imax specified by foundry or manufacturer Also must avoid gate oxide breakdown BJT: I MAX is limited by collector electric field profile when mobile charge fixed charge, Ε= qn ( D n)x ε electric field 0 transit delay f T We will discuss thermal limitations later. Heat generation will limit the operation of all device types 5/4/07 4 of 18 Prof. S. Long

Conjugate Match Revisited. + I d jb I L V OUT - R ds R L -jb We have learned that max. power transfer occurs when R L = R ds. true for small signal condition -no device limitations. But what happens when we have limitations on voltage and current? Suppose V max =10V, I max =1A, R ds =100Ω 1. Conjugate Match. R L R ds = 50Ω =R L V OUT = I max R L = 50V! clearly, I max can t be reached since V max =10V ( ) P OUT = V max / R L = 5 100 = 1 4W 5/4/07 5 of 18 Prof. S. Long

. Load Line Match. R L = V max =10Ω I max P OUT = 5 0 =1.5W This uses the maximum capability of the device more realistically, improvement of -3 db is typical Here you can see the large signal load line with slope 1/R L V Dsat I MAX I DQ V DQ V BR 5/4/07 6 of 18 Prof. S. Long

We have now shown that different criteria are used for output matching a power amp than a small signal amp. You may have noticed that the large signal load line doesn t extend to V DS = 0. To avoid excessive distortion, we must also take into account the knee voltage (V Dsat or V CEsat ). Clipping will occur if the drain voltage swing extends into the ohmic region of the device characteristic. Thus, our definition of the large signal load line resistance must take this into account: RL VBR Vknee Imax = for maximum voltage swing Some additional PA concepts Efficiency η = POUT PDC x 100% Power Dissipation PD = PDC POUT Must be removed as heat. P D can also limit the maximum P OUT T max = 150 o C 5/4/07 7 of 18 Prof. S. Long

P DC P IN P OUT Power-Added-Efficiency PAE POUT P = IN PDC Gain should be at least 10dB to avoid significant reduction in PAE. Efficiency is important because 1) PA s are used for power ) Wasted power must be removed as heat 3) Wasted power consumes batteries faster Suppose Pout = 10 kw (FM broadcast transmitter) η (%) P D (kw) P DC (kw) 90 1.1 11.1 50 10 0 5 30 40 10 90 100 5/4/07 8 of 18 Prof. S. Long

First PA: Class A. Most similar to small-signal amp. V DQ and I DQ set so that amp is always on. "on" time conduction angle = π = π T Case 1 : resistive load. bad idea for PA, but familiar. (we will refer later to this V DC as V DC1 ) V DC R L I MAX = I CQ I CQ V CQ =V DC / V DC = V BR Neglecting V knee, we find RL V = BR = Imax VDC ICQ 5/4/07 9 of 18 Prof. S. Long

I C ()= θ I CQ + I m sinθ (θ = ωt) Maximum value of I m = (just begins to clip) I CQ We can see that the average DC component is ICQ and the fundamental component of current is Im, OR: We can use Fourier integrals to determine P DC and P OUT. The DC term (a 0 ) can be used to calculate power dissipation: π VDC PDC = ic ( θ ) dθ π 0 V π DC = I + I sinθ dθ = V I π 0 CQ m DC CQ constant DC power, constant input current. You can use Fourier integrals to also find coefficients for fundamental and harmonics. T = π T/ 1 a0 = f ( x) dx T T T an = f ( x) sin( nx) dx T T T bn = f ( x) cos( nx) dx T T 5/4/07 10 of 18 Prof. S. Long

Power at fundamental frequency ω: n =1 π π 1 ai i I sin d I π 1 m = OUT ( ω) = m θ θ = m π sin θdθ = π π P OUT = 1 Re V * { mi m }= 1 V mi m V m = V DC ; I m = V m R L 1 V I V I 8 DC1 max DC1 max Thus: Pout = = R L and, P OUT = I mr L = I CQ = V DC 8R L since I max V = I CQ, BR DC V = V, R BR L = I max In terms of device limitations, the maximum output power is P OUT = 1 I max 4 V BR I max = V BRI max 8 5/4/07 11 of 18 Prof. S. Long

what about harmonics? n >1? 1 Iman = Imsinθ sin n θ d θ =0 π π - π with no nonlinearity in I c ( θ ), no harmonic currents. Efficiency: P DC = V DC I CQ = V DC R L I CQ V = R DC L so η = P OUT P DC = 1 4 ( 5% ) max! If we AC couple the load resistor: We have current divider. Efficiency can be much worse. so, bad idea for any power application 5/4/07 1 of 18 Prof. S. Long

For RF applications we can do much better. Case : inductive load. V DC = V DC = V DC1 / V DC R L I CQ V CQ =V DC V DC = V BR now, RL VBR Imax VDC ICQ = = (no change -assume same device limitations) but: VDC VDC I max VBRI max OUT RL 4 8 VDC 1 DC = DC CQ = = DC1 RL P = = = same as case 1 P V I P η = 1 ( 50% ) 5/4/07 13 of 18 Prof. S. Long

we have P OUT ( case )= P OUT ( case 1) but P DC ( case )= 1 P DC( case 1) because: ( ) V case = ( 1) DC 1 V DC case Thus, the inductive feed allows the amplifier to produce the same output power with half the supply voltage. This also applies to tuned amplifiers. So: 50% of P DC can be converted into useful output power if we swing rail to rail. Alternatively, we can get times more P OUT for the same V DC if the device has sufficient breakdown voltage. (twice the voltage; twice the R L ) V Vm = VDC RL = I DC max V V I V I Pout = = = R 4 DC DC max DC1 max L 5/4/07 14 of 18 Prof. S. Long

But, what about a more typical situation where we have a large range of signal powers to be amplified? How much power gets dissipated in the device? PD = PDC POUT (heat in transistor) Power P D P = V DC DC I CQ (constant) Pout = V DC /R L Pout I m I CQ = V DC /R L We have doubled the efficiency (now 50%), but still have maximum power dissipated in device at zero input. undesirable for power amp where high powers may be required. ok for driver stage low power; highly linear. 5/4/07 15 of 18 Prof. S. Long

Thermal Limitations T J 150 C why? reliability failure mechanisms are strongly temperature dependent MTTF e Ea/KT Ea = activation energy Thermal model. T J <150 C R TH J C T C package heat sink R THC HS T HS R TH HS A T Ambient air T = 5 C 5/4/07 16 of 18 Prof. S. Long

Thermal Resistance relates T to power dissipation (like ohm s law for heat) T = R P + T J TH, J C D C = ( R + R + R ) P + T TH, J C TH, C HS TH, HS A D A R TH has units of C /watt T J R TH JC T C R THC HS T HS R TH HS A T A 5/4/07 17 of 18 Prof. S. Long

Class A Power Amplifier Summary 1. Device limitations (V BR and I MAX and T MAX ) constrain the design for a PA. R opt V = BR V I MAX knee * not Γ OUT! Large signal load line match. T MAX =150 C for reliable operation 3. Waste power, P D = P DC P OUT is converted to heat. Must be removed 4. Efficiency, P OUT P DC, or PAE, P OUT P IN P DC are critical for PAs. For Class A with same output power, same R L : Resistive DC feed (1) Inductive feed () V DC V DC1 V DC = V DC1 / η 5% max 50% max P OUT VDC1 V DC max 8R R L = VBR VDC1 I I L V V = R 8R DC DC1 up to V BR up to V BR MAX BR DC DC1 = = = CQ L V V V I I I MAX CQ CQ L 5/4/07 18 of 18 Prof. S. Long