74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

Similar documents
The 74HC21 provide the 4-input AND function.

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

74HC244; 74HCT244. Octal buffer/line driver; 3-state

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

8-bit binary counter with output register; 3-state

Hex inverting Schmitt trigger with 5 V tolerant input

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

74HC1G125; 74HCT1G125

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

74HC393; 74HCT393. Dual 4-bit binary ripple counter

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

8-bit serial-in/parallel-out shift register

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

74HC164; 74HCT bit serial-in, parallel-out shift register

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

Octal bus transceiver; 3-state

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74HC238; 74HCT to-8 line decoder/demultiplexer

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC154; 74HCT to-16 line decoder/demultiplexer

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

The 74LV32 provides a quad 2-input OR function.

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

The 74LV08 provides a quad 2-input AND function.

14-stage binary ripple counter

74HC238; 74HCT to-8 line decoder/demultiplexer

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

74HC4017; 74HCT4017. Johnson decade counter with 10 decoded outputs

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC00; 74HCT00. The 74HC00; 74HCT00 provides a quad 2-input NAND function.

74HC04; 74HCT General description. 2. Features and benefits. 3. Ordering information. Hex inverter

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

QUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns. TYPICAL SYMBOL PARAMETER CONDITIONS 74HC00 74HCT00 UNIT

QUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns. TYPICAL SYMBOL PARAMETER CONDITIONS 74HC00 74HCT00 UNIT

DATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

2-input EXCLUSIVE-OR gate

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74LV General description. 2. Features. 8-bit addressable latch

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

Dual 2-to-4 line decoder/demultiplexer

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74AHC2G126; 74AHCT2G126

The 74LVC1G11 provides a single 3-input AND gate.

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74AHC1G00; 74AHCT1G00

74HC126; 74HCT126. Quad buffer/line driver; 3-state

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

The 74LVC1G02 provides the single 2-input NOR function.

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

74HC139; 74HCT139. Dual 2-to-4 line decoder/demultiplexer

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

8-bit binary counter with output register; 3-state

74HC08-Q100; 74HCT08-Q100

74HC594; 74HCT bit shift register with output register

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

74HC365; 74HCT365. Hex buffer/line driver; 3-state

74HC32-Q100; 74HCT32-Q100

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

74LVU General description. 2. Features. 3. Applications. Hex inverter

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74AHC541-Q100; 74AHCT541-Q100

74HC08; 74HCT08. Temperature range Name Description Version. -40 C to +125 C SO14 plastic small outline package; 14 leads; body width 3.

74HC03-Q100; 74HCT03-Q100

74HC4051; 74HCT channel analog multiplexer/demultiplexer

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

74HC373-Q100; 74HCT373-Q100

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

Octal D-type transparent latch; 3-state

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

Transcription:

Rev. 03 31 January 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). The is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The features an output enable input (OE) for easy cascading and a send/receive input (DIR) for direction control. OE controls the outputs so that the buses are effectively isolated. The is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs. Octal bidirectional bus interface Non-inverting 3-state outputs Multiple package options Complies with JEDEC standard no. 7 ESD protection: HBM EI/JESD22-114-B exceeds 2000 V MM EI/JESD22-115- exceeds 200 V Specified from 40 C to+85 C and from 40 C to +125 C Table 1: Quick reference data GND = 0 V; T amb =25 C; t r =t f = 6 ns. Type 74HC245 t PHL, t PLH propagation delay C L =15pF; - 7 - ns n to Bn or Bn to n V CC =5V C I input capacitance - 3.5 - pf C I/O input/output capacitance - 10 - pf C PD power dissipation capacitance per transceiver V I = GND to V CC [1] - 30 - pf Type 74HCT245 t PHL, t PLH propagation delay n to Bn or Bn to n C L =15pF; V CC =5V - 10 - ns

4. Ordering information Table 1: Quick reference data continued GND = 0 V; T amb =25 C; t r =t f = 6 ns. C I input capacitance - 3.5 - pf C I/O input/output capacitance - 10 - pf C PD power dissipation capacitance per transceiver V I = GND to V CC 1.5 V [1] C PD is used to determine the dynamic power dissipation (P D in µw): P D =C PD V 2 CC f i N+ (C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. [1] - 30 - pf Table 2: Type number Ordering information Package Temperature range Name Description Version 74HC245N 40 C to +125 C DIP20 plastic dual in-line package; 20 leads (300 mil) SOT146-1 74HC245D 40 C to +125 C SO20 plastic small outline package; 20 leads; SOT163-1 body width 7.5 mm 74HC245PW 40 C to +125 C TSSOP20 plastic thin shrink small outline package; 20 leads; SOT360-1 body width 4.4 mm 74HC245DB 40 C to +125 C SSOP20 plastic shrink small outline package; 20 leads; SOT339-1 body width 5.3 mm 74HC245BQ 40 C to +125 C DHVQFN20 plastic dual-in-line compatible thermal enhanced very thin quad flat package no leads; 20 terminals; body 2.5 4.5 0.85 mm SOT764-1 74HCT245N 40 C to +125 C DIP20 plastic dual in-line package; 20 leads (300 mil) SOT146-1 74HCT245D 40 C to +125 C SO20 plastic small outline package; 20 leads; SOT163-1 body width 7.5 mm 74HCT245PW 40 C to +125 C TSSOP20 plastic thin shrink small outline package; 20 leads; SOT360-1 body width 4.4 mm 74HCT245DB 40 C to +125 C SSOP20 plastic shrink small outline package; 20 leads; SOT339-1 body width 5.3 mm 74HCT245BQ 40 C to +125 C DHVQFN20 plastic dual-in-line compatible thermal enhanced very thin quad flat package no leads; 20 terminals; body 2.5 4.5 0.85 mm SOT764-1 Product data sheet Rev. 03 31 January 2005 2 of 22

5. Functional diagram 1 DIR OE 19 2 3 0 1 B0 B1 18 17 19 1 G3 3EN1 3EN2 4 5 2 3 B2 B3 16 15 2 3 4 1 2 18 17 16 6 4 5 15 7 5 B4 B5 14 13 6 7 8 14 13 12 8 9 6 7 B6 12 9 mna175 11 B7 11 mna174 Fig 1. Logic symbol Fig 2. IEC logic symbol Product data sheet Rev. 03 31 January 2005 3 of 22

6. Pinning information 6.1 Pinning terminal 1 index area DIR VCC 0 1 20 2 19 OE Fig 3. DIR 0 1 2 3 4 5 6 7 GND 1 2 3 4 5 6 7 8 9 10 245 001aac431 20 V CC 19 OE 18 B0 17 B1 16 B2 15 B3 14 B4 13 B5 12 B6 11 B7 Pin configuration DIP20, SO20, SSOP20 and TSSOP20 Fig 4. 1 2 3 4 5 6 7 3 18 4 17 5 16 245 6 15 7 14 8 GND (1) 13 9 12 10 GND 11 B7 Transparent top view B0 B1 B2 B3 B4 B5 B6 001aac432 (1) The die substrate is attached to this pad using conductive die attach material. It can not be used as supply pin or input Pin configuration DHVQFN20 6.2 Pin description Table 3: Pin description Symbol Pin Description DIR 1 direction control 0 2 data input/output 1 3 data input/output 2 4 data input/output 3 5 data input/output 4 6 data input/output 5 7 data input/output 6 8 data input/output 7 9 data input/output GND 10 ground (0 V) B7 11 data input/output B6 12 data input/output B5 13 data input/output B4 14 data input/output B3 15 data input/output B2 16 data input/output Product data sheet Rev. 03 31 January 2005 4 of 22

7. Functional description Table 3: Pin description continued Symbol Pin Description B1 17 data input/output B0 18 data input/output OE 19 output enable input (active LOW) V CC 20 supply voltage 8. Limiting values 7.1 Function table Table 4: Function table [1] Input Input/output OE DIR n Bn L L = B input L H input B = H X Z Z [1] H = HIGH voltage level; L = LOW voltage level; X = don t care; Z = high-impedance OFF-state. Table 5: Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7 V I IK input diode current V I < 0.5 V or V I >V CC + 0.5 V - ±20 m I OK output diode current V O < 0.5 V or - ±20 m V O >V CC + 0.5 V I O output source or sink V O = 0.5 V to V CC + 0.5 V - ±35 m current I CC, I GND V CC or GND current - ±70 m T stg storage temperature 65 +150 C P tot total power dissipation [1] DIP20 package - 750 mw SO20, SSOP20, TSSOP20 and DHVQFN20 packages - 500 mw [1] For DIP20 packages: above 70 C, P tot derates linearly with 12 mw/k. For SO20 packages: above 70 C, P tot derates linearly with 8 mw/k. For SSOP20 and TSSOP20 packages: above 60 C, P tot derates linearly with 5.5 mw/k. For DHVQFN20 packages: above 60 C, P tot derates linearly with 4.5 mw/k. Product data sheet Rev. 03 31 January 2005 5 of 22

9. Recommended operating conditions Table 6: 10. Static characteristics Recommended operating conditions Type 74HC245 V CC supply voltage 2.0 5.0 6.0 V V I input voltage 0 - V CC V V O output voltage 0 - V CC V t r, t f input rise and fall V CC = 2.0 V - - 1000 ns times V CC = 4.5 V - 6.0 500 ns V CC = 6.0 V - - 400 ns T amb ambient temperature 40 - +125 C Type 74HCT245 V CC supply voltage 4.5 5.0 5.5 V V I input voltage 0 - V CC V V O output voltage 0 - V CC V t r, t f input rise and fall V CC = 4.5 V - 6.0 500 ns times T amb ambient temperature 40 - +125 C Table 7: Static characteristics type 74HC245 t recommended operating conditions; voltages are referenced to GND (ground = 0 V). T amb =25 C V IH HIGH-level input voltage V CC = 2.0 V 1.5 1.2 - V V CC = 4.5 V 3.15 2.4 - V V CC = 6.0 V 4.2 3.2 - V V IL LOW-level input voltage V CC = 2.0 V - 0.8 0.5 V V CC = 4.5 V - 2.1 1.35 V V CC = 6.0 V - 2.8 1.8 V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µ; V CC = 2.0 V 1.9 2.0 - V I O = 20 µ; V CC = 4.5 V 4.4 4.5 - V I O = 20 µ; V CC = 6.0 V 5.9 6.0 - V I O = 6.0 m; V CC = 4.5 V 3.98 4.32 - V I O = 7.8 m; V CC = 6.0 V 5.48 5.81 - V Product data sheet Rev. 03 31 January 2005 6 of 22

Table 7: Static characteristics type 74HC245 continued t recommended operating conditions; voltages are referenced to GND (ground = 0 V). V OL LOW-level output voltage V I =V IH or V IL I O =20µ; V CC = 2.0 V - 0 0.1 V I O =20µ; V CC = 4.5 V - 0 0.1 V I O =20µ; V CC = 6.0 V - 0 0.1 V I O = 6.0 m; V CC = 4.5 V - 0.15 0.26 V I O = 7.8 m; V CC = 6.0 V - 0.16 0.26 V I LI input leakage current V I =V CC or GND; V CC = 6.0 V - - ±0.1 µ I OZ OFF-state output current V I =V IH or V IL ; V O =V CC or GND; - - ±0.5 µ V CC = 6.0 V I CC quiescent supply current V I =V CC or GND; I O =0; - - 8.0 µ V CC = 6.0 V C I input capacitance - 3.5 - pf C I/O input/output capacitance - 10 - pf T amb = 40 C to +85 C V IH HIGH-level input voltage V CC = 2.0 V 1.5 - - V V CC = 4.5 V 3.15 - - V V CC = 6.0 V 4.2 - - V V IL LOW-level input voltage V CC = 2.0 V - - 0.5 V V CC = 4.5 V - - 1.35 V V CC = 6.0 V - - 1.8 V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µ; V CC = 2.0 V 1.9 - - V I O = 20 µ; V CC = 4.5 V 4.4 - - V I O = 20 µ; V CC = 6.0 V 5.9 - - V I O = 6.0 m; V CC = 4.5 V 3.84 - - V I O = 7.8 m; V CC = 6.0 V 5.34 - - V V OL LOW-level output voltage V I =V IH or V IL I O =20µ; V CC = 2.0 V - - 0.1 V I O =20µ; V CC = 4.5 V - - 0.1 V I O =20µ; V CC = 6.0 V - - 0.1 V I O = 6.0 m; V CC = 4.5 V - - 0.33 V I O = 7.8 m; V CC = 6.0 V - - 0.33 V I LI input leakage current V I =V CC or GND; V CC = 6.0 V - - ±1.0 µ I OZ OFF-state output current V I =V IH or V IL ; V O =V CC or GND; - - ±5.0 µ V CC = 6.0 V I CC quiescent supply current V I =V CC or GND; I O =0; V CC = 6.0 V - - 80 µ T amb = 40 C to +125 C V IH HIGH-level input voltage V CC = 2.0 V 1.5 - - V V CC = 4.5 V 3.15 - - V V CC = 6.0 V 4.2 - - V Product data sheet Rev. 03 31 January 2005 7 of 22

Table 7: Static characteristics type 74HC245 continued t recommended operating conditions; voltages are referenced to GND (ground = 0 V). V IL LOW-level input voltage V CC = 2.0 V - - 0.5 V V CC = 4.5 V - - 1.35 V V CC = 6.0 V - - 1.8 V V OH HIGH-level output voltage V I =V IH or V IL - I O = 20 µ; V CC = 2.0 V 1.9 - - V I O = 20 µ; V CC = 4.5 V 4.4 - - V I O = 20 µ; V CC = 6.0 V 5.9 - - V I O = 6.0 m; V CC = 4.5 V 3.7 - - V I O = 7.8 m; V CC = 6.0 V 5.2 - - V V OL LOW-level output voltage V I =V IH or V IL - I O =20µ; V CC = 2.0 V - - 0.1 V I O =20µ; V CC = 4.5 V - - 0.1 V I O =20µ; V CC = 6.0 V - - 0.1 V I O = 6.0 m; V CC = 4.5 V - - 0.4 V I O = 7.8 m; V CC = 6.0 V - - 0.4 V I LI input leakage current V I =V CC or GND; V CC = 6.0 V - - ±1.0 µ I OZ OFF-state output current V I =V IH or V IL ; V O =V CC or GND; - - ±10.0 µ V CC = 6.0 V I CC quiescent supply current V I =V CC or GND; I O =0; V CC = 6.0 V - - 160 µ Table 8: Static characteristics type 74HCT245 t recommended operating conditions; voltages are referenced to GND (ground = 0 V). T amb =25 C V IH HIGH-level input voltage V CC = 4.5 V to 5.5 V 2.0 1.6 - V V IL LOW-level input voltage V CC = 4.5 V to 5.5 V - 1.2 0.8 V V OH HIGH-level output voltage V I =V IH or V IL ; V CC = 4.5 V I O = 20 µ 4.4 4.5 - V I O = 6 m 3.98 4.32 - V V OL LOW-level output voltage V I =V IH or V IL ; V CC = 4.5 V I O =20µ - 0 0.1 V I O = 6.0 m - 0.15 0.26 V I LI input leakage current V I =V CC or GND; V CC = 5.5 V - - ±0.1 µ I OZ OFF-state output current V I =V IH or V IL ; V CC = 5.5 V; V O =V CC or GND per input pin; other inputs at V CC or GND; I O =0 - - ±0.5 µ I CC quiescent supply current V I =V CC or GND; I O =0; V CC = 5.5 V - - 8.0 µ Product data sheet Rev. 03 31 January 2005 8 of 22

Table 8: Static characteristics type 74HCT245 continued t recommended operating conditions; voltages are referenced to GND (ground = 0 V). I CC additional quiescent supply current per input pin V I =V CC 2.1 V; other inputs at V I =V CC or GND; V CC = 4.5 V to 5.5 V; I O =0 n or Bn inputs - 40 144 µ OE input - 150 540 µ DIR input - 90 324 µ C I input capacitance - 3.5 - pf C I/O input/output capacitance - 10 - pf T amb = 40 C to +85 C V IH HIGH-level input voltage V CC = 4.5 V to 5.5 V 2.0 - - V V IL LOW-level input voltage V CC = 4.5 V to 5.5 V - - 0.8 V V OH HIGH-level output voltage V I =V IH or V IL ; V CC = 4.5 V I O = 20 µ 4.4 - - V I O = 6 m 3.84 - - V V OL LOW-level output voltage V I =V IH or V IL ; V CC = 4.5 V I O =20µ - - 0.1 V I O = 6.0 m - - 0.33 V I LI input leakage current V I =V CC or GND; V CC = 5.5 V - - ±1.0 µ I OZ OFF-state output current V I =V IH or V IL ; V CC = 5.5 V; V O =V CC or GND per input pin; other inputs at V CC or GND; I O =0 - - ±5.0 µ I CC quiescent supply current V I =V CC or GND; I O =0; V CC = 5.5 V I CC additional quiescent supply current per input pin V I =V CC 2.1 V; other inputs at V I =V CC or GND; V CC = 4.5 V to 5.5 V; I O =0 - - 80 µ n or Bn inputs - - 180 µ OE input - - 675 µ DIR input - - 405 µ T amb = 40 C to +125 C V IH HIGH-level input voltage V CC = 4.5 V to 5.5 V 2.0 - - V V IL LOW-level input voltage V CC = 4.5 V to 5.5 V - - 0.8 V V OH HIGH-level output voltage V I =V IH or V IL ; V CC = 4.5 V I O = 20 µ 4.4 - - V I O = 6 m 3.7 - - V V OL LOW-level output voltage V I =V IH or V IL ; V CC = 4.5 V I O =20µ - - 0.1 V I O = 6.0 m - - 0.4 V I LI input leakage current V I =V CC or GND; V CC = 5.5 V - - ±1.0 µ I OZ OFF-state output current V I =V IH or V IL ; V CC = 5.5 V; V O =V CC or GND per input pin; other inputs at V CC or GND; I O =0 - - ±10 µ Product data sheet Rev. 03 31 January 2005 9 of 22

Table 8: Static characteristics type 74HCT245 continued t recommended operating conditions; voltages are referenced to GND (ground = 0 V). I CC quiescent supply current V I =V CC or GND; I O =0; V CC = 5.5 V I CC additional quiescent supply current per input pin 11. Dynamic characteristics V I =V CC 2.1 V; other inputs at V I =V CC or GND; V CC = 4.5 V to 5.5 V; I O =0 - - 160 µ n or Bn inputs - - 196 µ OE input - - 735 µ DIR input - - 441 µ Table 9: Dynamic characteristics type 74HC245 GND = 0 V; test circuit see Figure 7. T amb = 25 C t PHL, t PLH propagation delay n to Bn or Bn see Figure 5 to n V CC = 2.0 V - 25 90 ns V CC = 4.5 V - 9 18 ns V CC = 5.0 V; C L =15pF - 7 - ns V CC = 6.0 V - 7 15 ns t PZH, t PZL 3-state output enable time OE to see Figure 6 n or OE to Bn V CC = 2.0 V - 30 150 ns V CC = 4.5 V - 11 30 ns V CC = 6.0 V - 9 26 ns t PHZ, t PLZ 3-state output disable time OE to see Figure 6 n or OE to Bn V CC = 2.0 V - 41 150 ns V CC = 4.5 V - 15 30 ns V CC = 6.0 V - 12 26 ns t THL, t TLH output transition time see Figure 5 V CC = 2.0 V - 14 60 ns V CC = 4.5 V - 5 12 ns V CC = 6.0 V - 4 10 ns C PD power dissipation capacitance per transceiver V I = GND to V CC [1] - 30 - pf T amb = 40 C to +85 C t PHL, t PLH propagation delay n to Bn or Bn see Figure 5 to n V CC = 2.0 V - - 115 ns V CC = 4.5 V - - 23 ns V CC = 6.0 V - - 20 ns Product data sheet Rev. 03 31 January 2005 10 of 22

Table 9: Dynamic characteristics type 74HC245 continued GND = 0 V; test circuit see Figure 7. t PZH, t PZL 3-state output enable time OE to n or OE to Bn [1] C PD is used to determine the dynamic power dissipation (P D in µw): P D =C PD V 2 CC f i N+ (C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. see Figure 6 V CC = 2.0 V - - 190 ns V CC = 4.5 V - - 38 ns V CC = 6.0 V - - 33 ns t PHZ, t PLZ 3-state output disable time OE to see Figure 6 n or OE to Bn V CC = 2.0 V - - 190 ns V CC = 4.5 V - - 38 ns V CC = 6.0 V - - 33 ns t THL, t TLH output transition time see Figure 5 V CC = 2.0 V - - 75 ns V CC = 4.5 V - - 15 ns V CC = 6.0 V - - 13 ns T amb = 40 C to +125 C t PHL, t PLH propagation delay n to Bn or Bn see Figure 5 to n V CC = 2.0 V - - 135 ns V CC = 4.5 V - - 27 ns V CC = 6.0 V - - 23 ns t PZH, t PZL 3-state output enable time OE to see Figure 6 n or OE to Bn V CC = 2.0 V - - 225 ns V CC = 4.5 V - - 45 ns V CC = 6.0 V - - 38 ns t PHZ, t PLZ 3-state output disable time OE to see Figure 6 n or OE to Bn V CC = 2.0 V - - 225 ns V CC = 4.5 V - - 45 ns V CC = 6.0 V - - 38 ns t THL, t TLH output transition time see Figure 5 V CC = 2.0 V - - 90 ns V CC = 4.5 V - - 18 ns V CC = 6.0 V - - 15 ns Product data sheet Rev. 03 31 January 2005 11 of 22

Table 10: Dynamic characteristics type 74HCT245 GND = 0 V; test circuit see Figure 7. T amb = 25 C t PHL, t PLH propagation delay n to Bn or Bn see Figure 5 to n V CC = 4.5 V - 12 22 ns V CC = 5.0 V; C L =15pF - 10 - ns t PZH, t PZL 3-state output enable time OE to V CC = 4.5 V; see Figure 6-16 30 ns n or OE to Bn t PHZ, t PLZ 3-state output disable time OE to V CC = 4.5 V; see Figure 6-16 30 ns n or OE to Bn t THL, t TLH output transition time V CC = 4.5 V; see Figure 5-5 12 ns C PD power dissipation capacitance per transceiver V I = GND to V CC 1.5 V [1] - 30 - pf T amb = 40 C to +85 C t PHL, t PLH propagation delay n to Bn or Bn V CC = 4.5 V; see Figure 5 - - 28 ns to n t PZH, t PZL 3-state output enable time OE to V CC = 4.5 V; see Figure 6 - - 38 ns n or OE to Bn t PHZ, t PLZ 3-state output disable time OE to V CC = 4.5 V; see Figure 6 - - 38 ns n or OE to Bn t THL, t TLH output transition time V CC = 4.5 V; see Figure 5 - - 15 ns T amb = 40 C to +125 C t PHL, t PLH propagation delay n to Bn or Bn V CC = 4.5 V; see Figure 5 - - 33 ns to n t PZH, t PZL 3-state output enable time OE to V CC = 4.5 V; see Figure 6 - - 45 ns n or OE to Bn t PHZ, t PLZ 3-state output disable time OE to V CC = 4.5 V; see Figure 6 - - 45 ns n or OE to Bn t THL, t TLH output transition time V CC = 4.5 V; see Figure 5 - - 18 ns [1] C PD is used to determine the dynamic power dissipation (P D in µw): P D =C PD V 2 CC f i N+ (C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. Product data sheet Rev. 03 31 January 2005 12 of 22

12. Waveforms n, Bn input V I GND V M V M t PHL t PLH V OH Bn, n output V OL 90 % V M V M 10 % t THL t TLH 001aac433 Fig 5. Measurement points are given in Table 11. V OL and V OH are typical voltage output drop that occur with the output load. Input (n, Bn) to output (Bn, n) propagation delays and output transition times t r t f OE input V I 90 % V M 10 % GND t PLZ t PZL output V CC LOW-to-OFF OFF-to-LOW V OL 10 % V M t PHZ t PZH output V OH HIGH-to-OFF OFF-to-HIGH GND outputs enabled 90 % outputs disabled V M outputs enabled 001aac479 Fig 6. Measurement points are given in Table 11. V OL and V OH are typical voltage output drop that occur with the output load. 3-state output enable and disable times Table 11: Measurement points Type Input Output V M V M 74HC245 0.5V CC 0.5V CC 74HCT245 1.3 V 1.3 V Product data sheet Rev. 03 31 January 2005 13 of 22

V CC V CC PULSE GENERTOR V I D.U.T V O R L = 1 kω open R T C L 50 pf mgk563 Fig 7. Test data is given in Table 12. Definitions test circuit: R T = Termination resistance should be equal to output impedance Z o of the pulse generator. C L = Load capacitance including jig and probe capacitance. R L = Load resistor. Load circuitry for switching times Table 12: Test data Type Input Test V I t r, t f t PHL, t PLH t PZH, t PHZ t PZL, t PLZ 74HC245 V CC 6 ns open GND V CC 74HCT245 3 V 6 ns open GND V CC Product data sheet Rev. 03 31 January 2005 14 of 22

13. Package outline DIP20: plastic dual in-line package; 20 leads (300 mil) SOT146-1 D M E seating plane 2 L 1 Z 20 e b b 1 11 w M c (e ) 1 M H pin 1 index E 1 10 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 1 2 (1) (1) min. max. b b 1 c D E e e 1 L M E M H 4.2 0.51 3.2 0.17 0.02 0.13 1.73 1.30 0.068 0.051 0.53 0.38 0.021 0.015 0.36 0.23 0.014 0.009 26.92 26.54 1.060 1.045 6.40 6.22 0.25 0.24 2.54 7.62 0.1 0.3 3.60 3.05 0.14 0.12 8.25 7.80 0.32 0.31 10.0 8.3 0.39 0.33 w 0.254 0.01 (1) Z max. 2 0.078 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT146-1 MS-001 SC-603 99-12-27 03-02-13 Fig 8. Package outline SOT146-1 (DIP20) Product data sheet Rev. 03 31 January 2005 15 of 22

SO20: plastic small outline package; 20 leads; body width 7.5 mm SOT163-1 D E X c y H E v M Z 20 11 Q 2 1 ( ) 3 pin 1 index L L p θ 1 e b p 10 w M detail X 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 2.65 0.1 1 2 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 0.3 0.1 0.012 0.004 2.45 2.25 0.096 0.089 0.25 0.01 0.49 0.36 0.019 0.014 0.32 0.23 0.013 0.009 13.0 12.6 0.51 0.49 7.6 7.4 0.30 0.29 1.27 10.65 10.00 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 0.05 0.419 0.394 1.4 0.055 1.1 0.4 0.043 0.016 1.1 1.0 0.043 0.039 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.9 0.4 o 8 o 0.035 0 0.016 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT163-1 075E04 MS-013 99-12-27 03-02-19 Fig 9. Package outline SOT163-1 (SO20) Product data sheet Rev. 03 31 January 2005 16 of 22

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm SOT339-1 D E X c y H E v M Z 20 11 Q pin 1 index 2 1 ( ) 3 θ L L p 1 10 detail X e b p w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 2 3 b p c D (1) E (1) e H E L L p Q v w y Z (1) max. mm 2 0.21 0.05 1.80 1.65 0.25 0.38 0.25 0.20 0.09 7.4 7.0 5.4 5.2 0.65 7.9 7.6 1.03 0.9 1.25 0.2 0.13 0.1 0.63 0.7 0.9 0.5 θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.2 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT339-1 MO-150 EUROPEN PROJECTION ISSUE DTE 99-12-27 03-02-19 Fig 10. Package outline SOT339-1 (SSOP20) Product data sheet Rev. 03 31 January 2005 17 of 22

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm SOT360-1 D E X c y H E v M Z 20 11 Q pin 1 index 2 1 ( ) 3 θ 1 10 w M e b p L detail X L p 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 2 3 b p c D (1) E (2) e H (1) E L L p Q v w y Z max. mm 1.1 0.15 0.05 0.95 0.80 0.25 0.30 0.19 0.2 0.1 6.6 6.4 4.5 4.3 0.65 6.6 6.2 1 0.75 0.50 0.4 0.3 0.2 0.13 0.1 0.5 0.2 θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT360-1 MO-153 EUROPEN PROJECTION ISSUE DTE 99-12-27 03-02-19 Fig 11. Package outline SOT360-1 (TSSOP20) Product data sheet Rev. 03 31 January 2005 18 of 22

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1 D B E 1 c terminal 1 index area detail X terminal 1 index area e 1 e b 2 9 v M w M C C B y 1 C C y L 1 10 E h e 20 11 19 12 D h X 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT (1) max. 1 b c D (1) D h E (1) E h e e 1 L v w y y 1 mm 1 0.05 0.00 0.30 0.18 0.2 4.6 4.4 3.15 2.85 2.6 2.4 1.15 0.85 0.5 3.5 0.5 0.3 0.1 0.05 0.05 0.1 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT764-1 - - - MO-241 - - - EUROPEN PROJECTION ISSUE DTE 02-10-17 03-01-27 Fig 12. Package outline SOT764-1 (DHVQFN20) Product data sheet Rev. 03 31 January 2005 19 of 22

14. Revision history Table 13: Document ID Revision history Release date Data sheet status Change notice Doc. number Supersedes 74HC_HCT245_3 20050131 Product data sheet - 9397 750 14502 74HC_HCT245_CNV_2 Modifications: The format of this data sheet is redesigned to comply with the new presentation and information standard of Philips Semiconductors Section 4 Ordering information, Section 6 Pinning information and Section 13 Package outline are modified to include the DHVQFN20 package. 74HC_HCT245_CNV_2 19930930 Product specification - - - Product data sheet Rev. 03 31 January 2005 20 of 22

15. Data sheet status Level Data sheet status [1] Product status [2] [3] Definition I Objective data Development This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. II Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. III Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). [1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. 16. Definitions 17. Disclaimers Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the bsolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. pplication information pplications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Life support These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status Production ), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. 18. Contact information For additional information, please visit: http://www.semiconductors.philips.com For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com Product data sheet Rev. 03 31 January 2005 21 of 22

19. Contents 1 General description...................... 1 2 Features............................... 1 3 Quick reference data..................... 1 4 Ordering information..................... 2 5 Functional diagram...................... 3 6 Pinning information...................... 4 6.1 Pinning............................... 4 6.2 Pin description......................... 4 7 Functional description................... 5 7.1 Function table.......................... 5 8 Limiting values.......................... 5 9 Recommended operating conditions........ 6 10 Static characteristics..................... 6 11 Dynamic characteristics................. 10 12 Waveforms............................ 13 13 Package outline........................ 15 14 Revision history........................ 20 15 Data sheet status....................... 21 16 Definitions............................ 21 17 Disclaimers............................ 21 18 Contact information.................... 21 Koninklijke Philips Electronics N.V. 2005 ll rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: 31 January 2005 Document number: 9397 750 14502 Published in The Netherlands