Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

Similar documents
Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

EE105 - Fall 2005 Microelectronic Devices and Circuits

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007

MOSFET Physics: The Long Channel Approximation

Lecture 12: MOSFET Devices

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

EE105 - Fall 2006 Microelectronic Devices and Circuits

Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 -

The Gradual Channel Approximation for the MOSFET:

6.012 MICROELECTRONIC DEVICES AND CIRCUITS

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th

6.012 Electronic Devices and Circuits Spring 2005

Lecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor. November 15, 2002

Lecture 04 Review of MOSFET

MOS Transistor Properties Review

Lecture #27. The Short Channel Effect (SCE)

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

ECE315 / ECE515 Lecture-2 Date:

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

ELEC 3908, Physical Electronics, Lecture 27. MOSFET Scaling and Velocity Saturation

Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER

MOSFET: Introduction

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling

Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005

Practice 3: Semiconductors

Lecture 11: MOS Transistor

Lecture 3: CMOS Transistor Theory

6.012 Electronic Devices and Circuits

MOS Transistor I-V Characteristics and Parasitics

Integrated Circuits & Systems

ECE-305: Spring 2016 MOSFET IV

Microelectronics Part 1: Main CMOS circuits design rules

FIELD-EFFECT TRANSISTORS

MOS CAPACITOR AND MOSFET

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Section 12: Intro to Devices

Section 12: Intro to Devices

MOS Transistor Theory

Lecture 12: MOS Capacitors, transistors. Context

Lecture 16 The pn Junction Diode (III)

Lecture 4: CMOS Transistor Theory

Device Models (PN Diode, MOSFET )

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -

Lecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oxide-Semiconductor Structure. September 29, 2005

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime

Figure 1: MOSFET symbols.

Lecture 11: J-FET and MOSFET

Chapter 4 Field-Effect Transistors

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Device Models (PN Diode, MOSFET )

Introduction and Background

Lecture 6 - PN Junction and MOS Electrostatics (III) Electrostatics of pn Junction under Bias February 27, 2001

ECE-305: Fall 2017 MOS Capacitors and Transistors

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

Extensive reading materials on reserve, including

EE 560 MOS TRANSISTOR THEORY

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

Lecture 11: MOSFET Modeling

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

EE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors

Lecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007

EE5311- Digital IC Design

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

ECE 342 Electronic Circuits. 3. MOS Transistors

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 3 Semiconductor Physics (II) Carrier Transport

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

The Devices: MOS Transistors

EE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania

VLSI Design The MOS Transistor

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

Lecture 5: CMOS Transistor Theory

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

Chapter 5 MOSFET Theory for Submicron Technology

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

MOSFET Capacitance Model

VLSI Design and Simulation

JFET Operating Characteristics: V GS = 0 V 14. JFET Operating Characteristics: V GS = 0 V 15

Transcription:

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Outline 1. The saturation region 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 6.012 Spring 2009 Lecture 9 1

1. The Saturation Region Geometry of problem Regions of operation: Cut off: V GS < V T No inversion layer anywhere underneath the gate I = 0 D Linear: V GS >V T and 0 < V DS < V GS -V T : Inversion layer everywhere under the gate I D = W V DS L µ n C ox V GS V T V DS 2 6.012 Spring 2009 Lecture 9 2

The Saturation Region (contd.) Saturation: V GS > V T, and V DS > V GS - V T : Inversion layer pinched-off at drain end of channel I D = W µ n C ox [V GS V T ] 2 2L Output characteristics: Last lecture: To derive the above equations for I D, we used for Q N (y), the charge-control relation at location y: Q N (y) = C ox [VGS V (y) V T ] for V GS V(y) V T.. Note that we assumed that (a) V BS = 0 V GS = V GB, and (b) V T is independent of y. See discussion on body effect in Section 4.4 of text. 6.012 Spring 2009 Lecture 9 3

The Saturation Region (contd..) Review of Q N, E y, and V in linear regime as V DS increases: Ohmic drop along channel de-biases inversion layer current saturation. 6.012 Spring 2009 Lecture 9 4

The Saturation Region (contd.) What happens when V DS = V GS V T? Charge control relation at drain: Q N (L) = C [ ox V GS V DS V T ]= 0 No inversion layer at the drain end of channel???!!! Pinch off. At pinch off: Charge control equation inaccurate around V T ; Electron concentration small but not zero; Electrons move fast because electric field is very high; Dominant electrostatic feature Acceptor charge There is no barrier to electron flow (on the contrary!). 6.012 Spring 2009 Lecture 9 5

The Saturation Region (contd ) Voltage at pinch-off point (V=0 at source): Drain current at pinch-off: lateral electric field V DSsat = V GS V T electron concentration V GS V T I [ V V ] 2 Dsat GS T Also, L E y : 1 I Dsat L 6.012 Spring 2009 Lecture 9 6

The Saturation Region (contd.) What happens if V DS > V GS V T? Depletion region separating pinch-off and drain widens To first order, I D does not increase past pinch-off: I = I W µc [V V ] 2 D Dsat n ox GS T 2L To second order, electrical channel length affected: L I D : 1 1 L I D 1 + L L L L 6.012 Spring 2009 Lecture 9 7

The Saturation Region (contd.) Experimental finding: L = λ(vds V DSsat ) L with 1 λ L Typically, λ = 0.1 µm V L 1 For L = 1µm, increase of V DS of 1V past V DSsat results in increase in I D of 10%. Improved but approximate model for the drain current in saturation: I D W µ n C ox (V GS V T ) 2 [1+ λv DS ] 2L 6.012 Spring 2009 Lecture 9 8

2. Backgate Characteristics There is a fourth terminal in a MOSFET: the body. What does it do? Key Assumption (thus far): V BS = 0 V GS = V GB Body contact allows application of bias to body with respect to inversion layer, V BS. Only interested in V BS < 0 (pn diode in reverse bias). Interested in effect on inversion layer examine for V GS > V T (keep it constant). 6.012 Spring 2009 Lecture 9 9

Backgate Characteristics (Contd.) Application of V BS < 0 increases potential build-up across semiconductor: 2φ p 2φ p V BS Depletion region at the source must widen to produce required extra field: E s = (Q B +Q N ) ε s 6.012 Spring 2009 Lecture 9 10

Backgate Characteristics (Contd.) Consequences of application of V BS < 0: -2φ p -2φ p - V BS Q B x dmax Since V GS is constant, V ox unchanged E ox unchanged Q S = Q G unchanged Q S = Q N + Q B unchanged, but Q B Q N inversion layer charge is reduced! V DS + - V GS + - Metal interconnect to gate n + polysilicon gate V BS = 0 n+ source y 0 n+ drain Q N (y) X d (y) x p-type Metal interconnect to bulk Figure by MIT OpenCourseWare. For the same applied gate-to-source voltage V GS, application of V BS < 0 reduces the density of electrons in the inversion layer, in other words V T 6.012 Spring 2009 Lecture 9 11

Backgate Characteristics (Contd.) How does V T change with V BS? In V T formula change 2φ p to 2φ p V BS : V T GB (VBS ) = V FB 2φ p V BS + 1 C ox 2ε s qn a ( 2φ p V BS ) In MOSFETs, interested in V T between gate and source: V GB = V GS V BS V T GB = VT GS VBS Then: And: V GS = V GB +V T T BS V T GS (VBS ) = V FB 2φ p + 1 2ε s qn a ( 2φ p V BS ) V T (V BS ) C ox In the context of the MOSFET, V T is always defined in terms of gate to source voltage. 6.012 Spring 2009 Lecture 9 12

Backgate Characteristics (Contd.) 1 V T (V BS ) = V FB 2φ p + 2ε s qn a ( 2φ p V BS ) C ox Define backgate effect parameter [units: V 1/2 ]: And: Then: γ = 1 C ox 2ε s qn a V To = V T (V BS = 0) V T (V BS ) = V To + γ[ 2φ p V BS 2φ p ] 6.012 Spring 2009 Lecture 9 13

Backgate Characteristics (Contd.) Triode Region V DS ~ 0.1V 6.012 Spring 2009 Lecture 9 14

What did we learn today? Summary of Key Concepts MOSFET in saturation (V DS V DSsat ): pinch off point at drain-end of channel Electron concentration small, but Electrons move very fast; Pinch-off point does not represent a barrier to electron flow I Dsat increases slightly in saturation region due to channel length modulation Backbias affects V T of MOSFET 6.012 Spring 2009 Lecture 9 15

MIT OpenCourseWare http://ocw.mit.edu 6.012 Microelectronic Devices and Circuits Spring 2009 For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.