Application information Mode of operation f V DS P L G p η D (MHz) (V) (W) (db) (%) CW pulsed RF

Similar documents
CAUTION This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.

BLA6H LDMOS avionics power transistor

BLF189XRA; BLF189XRAS

Dual N-channel field-effect transistor. Two N-channel symmetrical junction field-effect transistors in a SOT363 package.

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance

BUK A. N-channel TrenchMOS logic level FET

BF556A; BF556B; BF556C

N-channel TrenchMOS logic level FET

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

60 V, 0.3 A N-channel Trench MOSFET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

N-channel TrenchMOS logic level FET

PHP110NQ08T. N-channel TrenchMOS standard level FET

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

BUK A. N-channel TrenchMOS logic level FET

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

PHB108NQ03LT. N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

BUK A. Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

PSMN017-60YS. N-channel LFPAK 60 V 15.7 mω standard level MOSFET

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

PSMN YS. N-channel LFPAK 100 V 39.5 mω standard level MOSFET

PSMN7R0-60YS. N-channel LFPAK 60 V 6.4 mω standard level MOSFET

PSMN015-60PS. N-channel 60 V 14.8 mω standard level MOSFET. High efficiency due to low switching and conduction losses

20 / 20 V, 800 / 550 ma N/P-channel Trench MOSFET

PSMN D. N-channel TrenchMOS SiliconMAX standard level FET

PSMN012-60YS. N-channel LFPAK 60 V, 11.1 mω standard level MOSFET

PSMN5R5-60YS. N-channel LFPAK 60 V, 5.2 mω standard level FET

PSMN4R0-40YS. N-channel LFPAK 40 V 4.2 mω standard level MOSFET

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

BUK A. N-channel TrenchMOS standard level FET

Silicon N-channel dual gate MOS-FET IMPORTANT NOTICE. use

20 V, complementary Trench MOSFET. Charging switch for portable devices DC-to-DC converters Small brushless DC motor drive

BUK B. N-channel TrenchMOS standard level FET

PSMN YS. N-channel 100V 12mΩ standard level MOSFET in LFPAK

12 V, 24 V and 42 V loads Automotive systems General purpose power switching Motors, lamps and solenoids

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

BUK B. N-channel TrenchMOS logic level FET

4-bit magnitude comparator

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

BUK A. 12 V, 24 V and 42 V loads Automotive and general purpose power switching Motors, lamps and solenoids

N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET

PSMN YL. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

BUK6C2R1-55C. N-channel TrenchMOS intermediate level FET

BUK9Y107-80E. 12 V, 24 V and 48 V Automotive systems Motors, lamps and solenoid control Transmission control Ultra high performance power switching

PSMN BS. High efficiency due to low switching and conduction losses

IMPORTANT NOTICE. use

PSMN1R1-30PL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

PSMN PS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

PSMN4R0-60YS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

PSMNR90-30BL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

150 V, 2 A NPN high-voltage low V CEsat (BISS) transistor

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

The 74LV08 provides a quad 2-input AND function.

DISCRETE SEMICONDUCTORS DATA SHEET M3D175. BLF202 HF/VHF power MOS transistor. Product specification Supersedes data of 1999 Oct 20.

PSMN YSE. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

65 V, 100 ma NPN/PNP general-purpose transistor. Table 1. Product overview Type number Package NPN/NPN PNP/PNP Nexperia JEITA

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

PSMN3R5-40YSD. 1. Quick reference data. 2. Pinning information. 3. Ordering information. 15 August 2018 Objective data sheet

Dual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Low-power dual Schmitt trigger inverter

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.

IMPORTANT NOTICE. use

UHF power MOS transistor IMPORTANT NOTICE. use

74HC151-Q100; 74HCT151-Q100

Passivated ultra sensitive gate thyristor in a SOT54 plastic package. Earth leakage circuit breakers or Ground Fault Circuit Interrupters (GFCI)

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74HC153-Q100; 74HCT153-Q100

HEF4024B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 7-stage binary counter

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74HC280; 74HCT bit odd/even parity generator/checker

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

BCM857BV; BCM857BS; BCM857DS

DISCRETE SEMICONDUCTORS DATA SHEET. BLF543 UHF power MOS transistor

7-stage binary ripple counter

Low-power configurable multiple function gate

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

The 74AXP1G04 is a single inverting buffer.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

HEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop

Transcription:

Rev. 02 4 February 2010 Product data sheet 1. Product profile 1.1 General description A 1200 W LDMOS power transistor for broadcast applications and industrial applications in the HF to 500 MHz band. Table 1. Application information Mode of operation f V DS P L G p η D (MHz) (V) (W) (db) (%) CW 108 50 1000 26 75 pulsed RF 225 50 1200 24 71 CAUTION This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling. 1.2 Features Typical pulsed performance at frequency of 225 MHz, a supply voltage of 50 V and an I Dq of 40 ma, a t p of 100 μs with δ of 20 %: Output power = 1200 W Power gain = 24 db Efficiency = 71 % Easy power control Integrated ESD protection Excellent ruggedness High efficiency Excellent thermal stability Designed for broadband operation (10 MHz to 500 MHz) Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS) 1.3 Applications Industrial, scientific and medical applications Broadcast transmitter applications

2. Pinning information Table 2. Pinning Pin Description Simplified outline Graphic symbol 1 drain1 2 drain2 1 2 1 3 gate1 5 4 gate2 3 4 3 5 5 source 4 2 sym117 Connected to flange. 3. Ordering information Table 3. 4. Limiting values Type number Ordering information Package Name Description Version - flanged balanced LDMOST ceramic package; SOT539A 2 mounting holes; 4 leads Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter Conditions Min Max Unit V DS drain-source voltage - 110 V V GS gate-source voltage 0.5 +11 V I D drain current - 88 A T stg storage temperature 65 +150 C T j junction temperature - 225 C _2 Product data sheet Rev. 02 4 February 2010 2 of 14

5. Thermal characteristics Table 5. Thermal characteristics Symbol Parameter Conditions Typ Unit R th(j-c) thermal resistance from junction to case T j = 150 C [2] 0.14 K/W Z th(j-c) transient thermal impedance from junction to case T j = 150 C; t p = 100 μs; δ = 20 % [3] 0.04 K/W T j is the junction temperature. [2] R th(j-c) is measured under RF conditions. [3] See Figure 1. 0.18 001aak924 Z th(j-c) (K/W) (7) 0.12 (6) 0.06 10 3 (5) (3) (4) (2) (1) 0 10 7 10 6 10 5 10 4 10 2 10 1 1 10 t p (s) (1) δ = 1 % (2) δ = 2 % (3) δ = 5 % (4) δ = 10 % (5) δ = 20 % (6) δ = 50 % (7) δ = 100 % (DC) Fig 1. Transient thermal impedance from junction to case as function of pulse duration 6. Characteristics Table 6. DC characteristics T j = 25 C; per section unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit V (BR)DSS drain-source breakdown V GS = 0 V; I D = 2.5 ma 110 - - V voltage V GS(th) gate-source threshold voltage V DS = 10 V; I D = 500 ma 1.25 1.7 2.25 V V GSq gate-source quiescent voltage V DS = 50 V; I D = 20 ma 0.8 1.3 1.8 V I DSS drain leakage current V GS = 0 V; V DS = 50 V - - 2.8 μa _2 Product data sheet Rev. 02 4 February 2010 3 of 14

Table 6. DC characteristics continued T j = 25 C; per section unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit I DSX drain cut-off current V GS = V GS(th) + 3.75 V; 58 70 - A V DS = 10 V I GSS gate leakage current V GS = 11 V; V DS = 0 V - - 280 na R DS(on) drain-source on-state resistance V GS = V GS(th) + 3.75 V; I D = 16.66 A C rs feedback capacitance V GS = 0 V; V DS = 50 V; f = 1 MHz C iss input capacitance V GS = 0 V; V DS = 50 V; f = 1 MHz C oss output capacitance V GS = 0 V; V DS = 50 V; f = 1 MHz - 0.07 - Ω - 3 - pf - 403 - pf - 138 - pf Table 7. RF characteristics Mode of operation: pulsed RF; t p = 100 μs; δ = 20 %; f = 225 MHz; RF performance at V DS = 50 V; I Dq = 40 ma; T case = 25 C; unless otherwise specified; in a class-ab production test circuit. Symbol Parameter Conditions Min Typ Max Unit G p power gain P L = 1200 W 23 24 25.4 db RL in input return loss P L = 1200 W 14 17.5 - db η D drain efficiency P L = 1200 W 68 71 - % 900 C oss (pf) 750 001aaj113 600 450 300 150 0 0 10 20 30 40 50 V DS (V) Fig 2. V GS = 0 V; f = 1 MHz. Output capacitance as a function of drain-source voltage; typical values per section 6.1 Ruggedness in class-ab operation The is capable of withstanding a load mismatch corresponding to VSWR = 13 : 1 through all phases under the following conditions: V DS = 50 V; I Dq = 40 ma; P L = 1200 W pulsed; f = 225 MHz. _2 Product data sheet Rev. 02 4 February 2010 4 of 14

7. Application information 7.1 Reliability 10 5 001aaj114 Years 10 4 (1) (2) (3) (4) (5) (6) 10 3 10 2 10 (7) (8) (9) (10) (11) 1 0 4 8 12 16 20 I dc (A) TTF (0.1 % failure fraction). The reliability at pulsed conditions can be calculated as follows: TTF (0.1 %) 1/ δ. (1) T j = 100 C (2) T j = 110 C (3) T j = 120 C (4) T j = 130 C (5) T j = 140 C (6) T j = 150 C (7) T j = 160 C (8) T j = 170 C (9) T j = 180 C (10) T j = 190 C (11) T j = 200 C Fig 3. electromigration (I D, total device) _2 Product data sheet Rev. 02 4 February 2010 5 of 14

8. Test information 8.1 Impedance information Table 8. Typical impedance Simulated Z S and Z L test circuit impedances. f Z S Z L MHz Ω Ω 225 3.2 + j2.6 3.7 j0.2 drain gate Z L Z S 001aaf059 Fig 4. Definition of transistor impedance 8.2 RF performance The following figures are measured in a class-ab production test circuit. 8.2.1 1-Tone CW pulsed 26 G p (db) 24 22 G p η D 001aak926 80 60 40 η D (%) 65 P L (dbm) 64 63 62 61 ideal P L (1) P L 001aak927 (2) 20 20 60 59 18 0 100 400 700 1000 1300 1600 P L (W) 58 34 36 38 40 P s (dbm) Fig 5. V DS = 50 V; I Dq = 40 ma; f = 225 MHz; t p = 100 μs; δ = 20 %. Power gain and drain efficiency as function of load power; typical values Fig 6. V DS = 50 V; I Dq = 40 ma; f = 225 MHz; t p = 100 μs; δ = 20 %. (1) P L(1dB) = 61.0 dbm (1260 W) (2) P L(3dB) = 61.4 dbm (1400 W) Load Power as function of source power; typical values _2 Product data sheet Rev. 02 4 February 2010 6 of 14

26 001aak928 80 001aak929 G p (db) η D (%) 24 22 (4) (3) (2) (1) 60 40 (1) (2) (3) (4) 20 20 Fig 7. 18 100 400 700 1000 1300 1600 P L (W) V DS = 50 V; f = 225 MHz; t p = 100 μs; δ = 20 %. (1) I Dq = 0 ma (2) I Dq = 40 ma (3) I Dq = 80 ma (4) I Dq = 160 ma Power gain as a function of load power; typical values Fig 8. 0 100 400 700 1000 1300 1600 P L (W) V DS = 50 V; f = 225 MHz; t p = 100 μs; δ = 20 %. (1) I Dq = 0 ma (2) I Dq = 40 ma (3) I Dq = 80 ma (4) I Dq = 160 ma Drain efficiency as a function of load power; typical values 26 G p (db) 001aak931 η D (%) 80 (1) (2) (3) (4) (5) 001aak933 24 60 22 40 20 (1) (2) (3) (4) (5) 20 Fig 9. 18 100 400 700 1000 1300 1600 P L (W) I Dq = 40 ma; f = 225 MHz; t p = 100 μs; δ = 20 %. (1) V DS = 30 V (2) V DS = 35 V (3) V DS = 40 V (4) V DS = 45 V (5) V DS = 50 V Power gain as a function of load power; typical values Fig 10. 0 100 400 700 1000 1300 1600 P L (W) I Dq = 40 ma; f = 225 MHz; t p = 100 μs; δ = 20 %. (1) V DS = 30 V (2) V DS = 35 V (3) V DS = 40 V (4) V DS = 45 V (5) V DS = 50 V Drain efficiency as a function of load power; typical values _2 Product data sheet Rev. 02 4 February 2010 7 of 14

8.3 Test circuit C1 V GG V DD C25 C2 C11 C28 input 50 Ω C5 R1 L3 C7 C9 L4 R3 L6 L8 C13 L10 C17 C19 T2 C21 R5 L12 L1 C24 output 50 Ω C6 R2 C8 T1 C10 L5 L7 R4 L9 C14 L11 C15 C16 C18 C20 C22 R6 C23 L2 C3 C12 C27 C4 V GG V DD C26 001aaj123 Fig 11. See Table 9 for a list of components. Class-AB common-source production test circuit C1 C2 R1 C5 R2 C3 C4 C6 C7 C8 T1 C9 C10 C11 C12 R3 R4 C13 C14 C15 C17 C19 C16 C18 C20 T2 C21 C22 C23 C25 C28 L1 R5 C24 R6 L2 C27 C26 001aaj124 Fig 12. See Table 9 for a list of components. Component layout for class-ab production test circuit _2 Product data sheet Rev. 02 4 February 2010 8 of 14

Table 9. List of components For production test circuit, see Figure 11 and Figure 12. Printed-Circuit Board (PCB): Rogers 5880; ε r = 2.2 F/m; height = 0.79 mm; Cu (top/bottom metallization); thickness copper plating = 35 μm. Component Description Value Remarks C1, C2, C11, C12 multilayer ceramic chip capacitor 4.7 μf TDK4532X7R1E475Mt020U C2, C3, C27, C28 multilayer ceramic chip capacitor 100 nf Murata X7R 250 V C5, C7, C8, C21, C22 multilayer ceramic chip capacitor 1 nf C6 multilayer ceramic chip capacitor 30 pf C9, C10, C13, C15 multilayer ceramic chip capacitor 62 pf C14 multilayer ceramic chip capacitor 36 pf C16, C17 multilayer ceramic chip capacitor 24 pf C18 multilayer ceramic chip capacitor 30 pf C19 multilayer ceramic chip capacitor 27 pf C20 multilayer ceramic chip capacitor 9.1 pf C23 multilayer ceramic chip capacitor 13 pf C24 multilayer ceramic chip capacitor 16 pf C25, C26 electrolytic capacitor 220 μf; 63 V L1, L2 3 turns 1 mm copper wire D = 2 mm; length = 3 mm L3, L12 stripline - (L W) 15 mm 2.4 mm L4, L5, L10, L11 stripline - (L W) 47 mm 10 mm L6, L7, L8, L9 stripline - (L W) 8 mm 15 mm R1, R2 metal film resistor 2 Ω; 0.6 W R3, R4 metal film resistor 20 Ω; 0.6 W R5, R6 metal film resistor 1 Ω; 0.6 W T1, T2 semi rigid coax 50 Ω; 58 mm EZ-141-AL-TP-M17 American Technical Ceramics type 100B or capacitor of same quality. _2 Product data sheet Rev. 02 4 February 2010 9 of 14

9. Package outline Flanged balanced LDMOST ceramic package; 2 mounting holes; 4 leads SOT539A D A F D 1 U 1 B q C H 1 w 2 M C M c 1 2 H U 2 p E 1 E 5 w 1 M A M B M A L 3 4 e b w 3 M Q 0 5 10 mm scale DIMENSIONS (millimetre dimensions are derived from the original inch dimensions) UNIT A b c D D 1 e E E 1 F H H 1 L p Q q U 1 U 2 w 1 w 2 w 3 mm inches 4.7 4.2 0.185 0.165 OUTLINE VERSION SOT539A 11.81 11.56 0.18 0.10 0.465 0.007 0.455 0.004 31.55 30.94 1.242 1.218 31.52 30.96 13.72 9.50 9.30 9.53 9.27 1.241 1.219 0.540 0.374 0.375 0.366 0.365 1.75 1.50 0.069 0.059 REFERENCES 17.12 16.10 0.674 0.634 IEC JEDEC EIAJ 25.53 25.27 1.005 0.995 Note 1. millimeter dimensions are derived from the original inch dimensions. 2. recommended screw pitch dimension of 1.52 inch (38.6 mm) based on M3 screw. 3.48 2.97 0.137 0.117 3.30 3.05 2.26 2.01 0.130 0.089 0.120 0.079 35.56 1.400 41.28 41.02 1.625 1.615 10.29 10.03 0.405 0.395 EUROPEAN PROJECTION 0.25 0.51 ISSUE DATE 00-03-03 10-02-02 0.25 0.010 0.020 0.010 Fig 13. Package outline SOT539A _2 Product data sheet Rev. 02 4 February 2010 10 of 14

10. Abbreviations Table 10. Acronym CW EDGE GSM HF LDMOS LDMOST RF TTF VSWR Abbreviations Description Continuous Wave Enhanced Data rates for GSM Evolution Global System for Mobile communications High Frequency Laterally Diffused Metal-Oxide Semiconductor Laterally Diffused Metal-Oxide Semiconductor Transistor Radio Frequency Time To Failure Voltage Standing-Wave Ratio 11. Revision history Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes _2 20100204 Product data sheet - _1 Modifications: Table 1 on page 1: added information for CW performance. Section 1 on page 1: changed typical value of η D. Table 4 on page 2: changed maximum value of I D. Table 5 on page 3: changed value of R th(j-c). Table 5 on page 3: added information about Z th(j-c). Figure 1 on page 3: added figure. Table 6 on page 3: added values vor V GSq. Table 6 on page 3: changed typical value of I DSX. Table 7 on page 4: changed some values. Section 8.2.1 on page 6: changed some graphs. _1 20081211 Objective data sheet - - _2 Product data sheet Rev. 02 4 February 2010 11 of 14

12. Legal information 12.1 Data sheet status Document status [2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 12.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 12.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer s third party customer(s) (hereinafter both referred to as Application ). It is customer s sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. Non-automotive qualified products Unless the data sheet of an NXP Semiconductors product expressly states that the product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the _2 Product data sheet Rev. 02 4 February 2010 12 of 14

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. 12.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 13. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com _2 Product data sheet Rev. 02 4 February 2010 13 of 14

14. Contents 1 Product profile.......................... 1 1.1 General description..................... 1 1.2 Features.............................. 1 1.3 Applications........................... 1 2 Pinning information...................... 2 3 Ordering information..................... 2 4 Limiting values.......................... 2 5 Thermal characteristics.................. 3 6 Characteristics.......................... 3 6.1 Ruggedness in class-ab operation......... 4 7 Application information................... 5 7.1 Reliability............................. 5 8 Test information......................... 6 8.1 Impedance information................... 6 8.2 RF performance........................ 6 8.2.1 1-Tone CW pulsed...................... 6 8.3 Test circuit............................. 8 9 Package outline........................ 10 10 Abbreviations.......................... 11 11 Revision history........................ 11 12 Legal information....................... 12 12.1 Data sheet status...................... 12 12.2 Definitions............................ 12 12.3 Disclaimers........................... 12 12.4 Trademarks........................... 13 13 Contact information..................... 13 14 Contents.............................. 14 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 4 February 2010 Document identifier: _2