Available online at ScienceDirect. Procedia Engineering 174 (2017 )

Similar documents
ACCUMULATED JITTER MEASUREMENT OF STANDARD CLOCK OSCILLATORS

Successive approximation time-to-digital converter based on vernier charging method

New frequency counting principle improves resolution

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

ORTEC. Time-to-Amplitude Converters and Time Calibrator. Choosing the Right TAC. Timing with TACs

Synchronous 4 Bit Counters; Binary, Direct Reset

Lecture 9: Digital Electronics

Research Article An FPGA-Integrated Time-to-Digital Converter Based on a Ring Oscillator for Programmable Delay Line Resolution Measurement

Available online at ScienceDirect. Procedia Engineering 161 (2016 ) Žilina, Slovakia

Nonlinear dynamic simulation model of switched reluctance linear machine

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Available online at ScienceDirect. Procedia Engineering 154 (2016 )

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

EE115C Digital Electronic Circuits Homework #4

Robust Speed Controller Design for Permanent Magnet Synchronous Motor Drives Based on Sliding Mode Control

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MOSIS REPORT. Spring MOSIS Report 1. MOSIS Report 2. MOSIS Report 3

Random Number Generator Digital Design - Demo

ScienceDirect. Contact Deformations under the Influence of Measurement Force

Digital Electronics. Delay Max. FF Rate Power/Gate High Low (ns) (MHz) (mw) (V) (V) Standard TTL (7400)

MM74C922 MM74C Key Encoder 20-Key Encoder

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

DM7490A Decade and Binary Counter

DM74LS90 DM74LS93 Decade and Binary Counters

CD4029BM CD4029BC Presettable Binary Decade Up Down Counter

HIGH RESOLUTIO TIME-I TERVAL MEASUREME T SYSTEMS APPLIED TO FLOW MEASUREME T. Sławomir Grzelak, Marcin Kowalski, Jarosław Czoków and Marek Zieliński

DM5490 DM7490A DM7493A Decade and Binary Counters

Available online at ScienceDirect. Procedia Computer Science 70 (2015 ) Bengal , India

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

Features. Y Wide supply voltage range 3V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL compatibility Fan out of 2


Available online at ScienceDirect. Procedia Technology 25 (2016 )

DM74LS90/DM74LS93 Decade and Binary Counters

Available online at ScienceDirect. Procedia Engineering 121 (2015 )

74LV393 Dual 4-bit binary ripple counter

Available online at ScienceDirect. Energy Procedia 57 (2014 ) ISES Solar World Congress

PARALLEL DIGITAL-ANALOG CONVERTERS

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters

ScienceDirect. Experimental study of influence of movements on airflow under stratum ventilation

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74LS393 Dual 4-Bit Binary Counter

Roger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill

Digital Circuits. 1. Inputs & Outputs are quantized at two levels. 2. Binary arithmetic, only digits are 0 & 1. Position indicates power of 2.

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear

3 Logic Function Realization with MSI Circuits

ScienceDirect. Response Spectrum Analysis of Printed Circuit Boards subjected to Shock Loads

Sequential Logic Worksheet

Available online at ScienceDirect. Procedia Materials Science 11 (2015 )


Digital Logic Design - Chapter 5

DATA SHEET. HEF40163B MSI 4-bit synchronous binary counter with synchronous reset. For a complete data sheet, please also download:

Design of Control Modules for Use in a Globally Asynchronous, Locally Synchronous Design Methodology

Available online at ScienceDirect. Procedia Engineering 150 (2016 )

Measurement of Mean μ-lifetime

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INSTRUMENTAL ENGINEERING

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4

Synchronous Sequential Circuit Design. Digital Computer Design

Available online at ScienceDirect. Procedia Engineering 191 (2017 )

ORTEC. Counters/Ratemeters/ Multichannel Scalers. Choosing the Right Counting Solution. The Basic Functions of Counting Systems

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74C912 6-Digit BCD Display Controller Driver MM74C917 6-Digit Hex Display Controller Driver

Lattice Boltzmann simulation of ion and electron transport in lithium ion battery porous electrode during discharge process

MM74C93 4-Bit Binary Counter

Lab #10: Design of Finite State Machines


Programmable Timer High-Performance Silicon-Gate CMOS

Metastability. Introduction. Metastability. in Altera Devices

MM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register

Available online at ScienceDirect. Procedia Engineering 170 (2017 )

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

MM54C14 MM74C14 Hex Schmitt Trigger

6 Synchronous State Machine Design

Xarxes de distribució del senyal de. interferència electromagnètica, consum, soroll de conmutació.

CHW 261: Logic Design

ScienceDirect. Experimental Validation on Lift Increment of a Flapping Rotary Wing with Boring-hole Design

12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS

54173 DM54173 DM74173 TRI-STATE Quad D Registers

Available online at ScienceDirect. Procedia Engineering 91 (2014 ) 63 68

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

Experimental Verification of a Timing Measurement Circuit With Self-Calibration

Circuits & Numbers. Symbolic Numbers 28/11/ /11/2012 Digital Synchronous Circuit Digital Number Digital Algebra Digital Function

ENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter. Lab 3. Lab 3 Gate Timing. Lab 3 Steps in designing a State Machine. Timing diagram of a DFF

Q. 1 Q. 25 carry one mark each.

SHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1

Available online at ScienceDirect. Procedia Engineering 105 (2015 )

Available online at ScienceDirect. Procedia Engineering 157 (2016 )

ELCT201: DIGITAL LOGIC DESIGN

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

A low pressure meter based on a capacitive micro sensor

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON. Inactive for new design after 7 September 1995

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74C912 6-Digit BCD Display Controller/Driver

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

Available online at ScienceDirect. Procedia Engineering 150 (2016 )

ITTC Recommended Procedures

Transcription:

Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 174 (2017 ) 1257 1261 13th Global Congress on Manufacturing and Management, GCMM 2016 Research on the High resolution precision time-interval measurement methods Jun Zhao*, Zhiliang Zhao, Li Fu 92493 units, Huludao City, Liaoning Province,China Abstract High-precision and high-resolution time intervals are needed to improve high-precision measurement in time-frequency measurement system. The paper introduces the measurement technique and design of 1 ns time interval measurement, and analyzes the realization of analog interpolation and high-resolution precision time interval measurement. Research and analysis show that the analog interpolation method can not only meet the high-precision and high-resolution time difference measurement, but also improve the 1 ns time interval measurement. 2017 2016 The Authors. Published by Elsevier by Elsevier Ltd. Ltd. This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/). Peer-review under responsibility of the organizing committee of the 13th Global Congress on Manufacturing and Management. Peer-review under responsibility of the organizing committee of the 13th Global Congress on Manufacturing and Management Keywords: metrology; High resolution; precision measurement; time-interval; simulate interpolation 1. Introduction Precise Time and Time Intervals (PTTI) are very important for all armed force. Now there are many military actions must be dependent on PTTI.In order to meet high precision index requirement of the PTTI measurement system, it requires a high precision, high resolution intervals of time counter. Because of universal time-interval counter can t meet the requirement of measurement, so it needs to use interpolation to realize high precision and high resolution time difference measurement to satisfy the 1ns time-interval measurement. These are two interpolation techniques in the time-interval measurement, one is the digital cursor interpolation; the other is analog interpolation. Digital cursor interpolation is applied to higher precision time interval counter, such as HP5370A time interval counter [1]. It makes the measured resolution at 20 ps (single measurement). But it is difficult to design three digital interpolation triggering phase-locked oscillators. In this paper, the measurement resolution is 1 * Corresponding author. Tel.: +86-1399-8944-000. E-mail address: navy2002cn@126.com 1877-7058 2017 The Authors. Published by Elsevier Ltd. This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/). Peer-review under responsibility of the organizing committee of the 13th Global Congress on Manufacturing and Management doi:10.1016/j.proeng.2017.01.298

1258 Jun Zhao et al. / Procedia Engineering 174 ( 2017 ) 1257 1261 nanosecond, the measured resolution can reach 100 picoseconds from increasing the interpolation clock frequency of 80 MHz to meet the measurement system 1 ns time interval measurement requirements [2]. 2. Time-interval measurement and simulate interpolation technique In the measurement of time interval, quantizing error limits the measured resolution improvement. Measuring time-interval is counting reference clock pulse in a period. Therefore, there is always ±1counting error [3], timeinterval counter quantizing error is ±1 reference clock error. The 100 MHz reference clock counter measures a resolution of 10 ns. But depend on the 1 ns resolution measurement, the clock frequency will improve to 1 GHz above, which the problems such as electromagnetic interference and circuitry problems will be hard to solve properly, so it s not realistic to improve test resolution by unlimited increase clock frequency. Interpolation is an effective method to reduce quantization error. Simulate interpolation is a method which base on time-voltage-digital [4] transform. The paper use simulate interpolation counter to realize high precision and high resolution timeinterval measurement. Time-digital converter is made of input port (Start/Stop and Clock signal), input wave number calibration channel, time-voltage-digital converter cell and microchip. Start/Stop signal reforming trigger Start/Sto -to- Clock Pulse width-voltage Pulse conversion Sample and hold Clock signal Time-voltage-digital conversion microchip Fig. 1 Time-digital conversion unit chart. Start Stop Start-to-Clock Stop-to-Clock tst Precision capacitance charge-discharge V c V d Sample and hold Quick charge tsp Fig. 2. Simulate interpolation method schematic diagram. Simulate interpolation's principle is shown as figure 2. Use a constant source for fast charge, the capacitance which in the pulse width-voltage width conversion unit's voltage is a constant. Before the Start-to-Clock pulse leading edge coming, it begins to discharge in a constant current, when it comes to Start-to-Clock pulse lag edge, discharge ends. So we can find a connection between the pulse and electrical capacitance. It can calculate the Startto-Clock pulse width value tst, by measuring voltage, so we can get the tsp value in the same way. t VT c 0 st, d 0 tsp V0 V0 VT (1)

Jun Zhao et al. / Procedia Engineering 174 ( 2017 ) 1257 1261 1259 V0 is voltage resolution, Time-digital conversion resolution, it's electrical capacitance complete charge and discharge V0 's time. Fig. 3. Interpolation counting method s timing diagram. Figure 3 is the simulate interpolation counting method s timing diagram. The part between the STARTA rising edge and the STOPA rising edge is to be measured which called time interval T, STARTA XOR STOPA can get the main counter computing interval which is the time interval to be measured. Put the time intervals which is less than the main counter s clock cycle before and after the main counting time interval into TDC for precise time quantization, will get the tst and tsp respectively. The main counter clock cycle is Tc, counting results is Nc. time interval is T can be shown by formula (2). T t t N T st sp c c 3. Overall scheme analysis and the implementation technology approach To meet the precision measuring time interval, it must choose high resolution counter, high resolution can be achieved with high accuracy measurement of the 1 ns time interval counter. 1 ns time interval counter overall scheme shown as figure 4, it composed by two parts which are the main counter and simulation interpolation. It also use rapid ECL circuit and FPGA. Enabling pulse 40M clock signal Slope Sample-andhold conversion Multicycle synchronization time main counter Controler Gate control Enabling pulse interpolation Closed pulse interpolation Main counter computing Time interval computing (2) Closed pulses Slope Sampleand-hold conversion Fig. 4. Time interval counter overall scheme.

1260 Jun Zhao et al. / Procedia Engineering 174 ( 2017 ) 1257 1261 1ns resolution time interval measurement use interpolation. Clock frequency chooses 40MHz. It base on two consideration, on one hand if choose low clock frequency, two clock pulse interval is big, in the condition of AD converter digit is fixed, 1 bit time interval is big, it can t recognize small time interval, it can t improve resolution; On the other hand if choose high clock frequency, the circuit will be too complicated. Fig. 5. Time interval logic generate circuit diagram. Quick time interval logic generate circuit diagram is shown as figure 5, it use ECL circuit, which composed by three series connection trigger and a XOR circuit controller generate time interval to be measurement Start-to-Clock. The simulation interpolation measurement usually begins to measure after 1 clock. In the paper, for guaranteeing measurement accuracy, it measures after the opening and closing, when the reference clock frequency is 40MHz, clock cycle T0 = 25ns, When the time interval T is too small, the current switch rate, charge beginning and end point later time interval-voltage width conversion will change extremely. Therefore, set Start-to-Clock pulse width for T0+T, that is 25-50ns, it will help to eliminate dead zone and zero area nonlinear in the beginning and ends. It s working chart shown as figure 5. Q (XOR output) output port is Start-to-Clock. Digital interpolation layout schematic diagram is shown as figure 6. Before it is triggered, audion Q2 is cut-off, precision integral capacitance Ci is charging through current source I2. It makes the capacitance maintaining a constant voltage. In figure 6, when XOR Q port s output time interval impulse Start-to-Clock leading edge coming, Q2 breakover, capacitance Ci is connecting source I1, it begins to discharge as a constant current (I1-I2), when the Start-to-Clock s lagging edge coming, Q2 is cut-off again, discharge ends. At this time, the voltage of the capacitance and the time interval pulse width has a simple linear relation.

Jun Zhao et al. / Procedia Engineering 174 ( 2017 ) 1257 1261 1261 Fig. 6. Digital interpolation layout schematic diagram. After discharge, voltage Ci maintains at Ch for a short time after amplification and sample-and-hold. It s sent to a 12 bit converter, the microprocessor can calculate the result. So we can get the high resolution time interval. When we use the 40MHz clock as the reference signal, every two clock pulse interval is 25 ns. Due to the AD converter is 12 bit, 212 = 4096 bit, 25 ns time interval take up two-thirds of 4096 bit, namely 2730 bit, this means that this time-digital converter theoretical resolution is 25000 ps / 2730 9ps/bit. The measuring error is less than 250 ps. It s satisfy the system s error 500 ps. 4. Conclusion PTTI measurement is widely used in communication, electron war, satellite and navigation location and so on. For example, the improving of radar distance-measuring precision depends on the improving of emission and echo pulse time interval precision. Radar PRI's high precision improving is a question of time interval measuring. Multistation location precision improves depend on time interval measuring. Time difference measuring belongs to time interval measuring category. Therefore, precision time interval measuring research is very important. Reference [1] hp 5370B Universal time Interval Counter Operating and Service Manual, 3(1984). [2] Y Wang "High precision time-interval measurement and analysis system" technical report, Unit 89 in 92493 of PLA. (2008). [3] T Gu, H J Wang, Y B Xi, etc. Electronics measuring principle, Beijing: mechanical industry press, (2004) 148-165. [4] A High Resolution Time-to-Digital Converter Based on Time-to-Voltage Interpolation.