Probabilistic Logics and the Synthesis of Reliable Organisms from Unreliable Components

Similar documents
Probabilistic Logics and the Synthesis of Reliable Organisms from Unreliable Components *

Lectures on PROBABILISTIC LOGICS AND THE SYNTHESIS OF RELIABLE ORGANISMS FROM UNRELIABLE COMPONENTS. delivered by. PROFESSOR J.

Evaluating the Reliability of Defect-Tolerant Architectures for Nanotechnology with Probabilistic Model Checking

CS 256: Neural Computation Lecture Notes

Mealy & Moore Machines

194 IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 4, NO. 2, MARCH Yan Qi, Jianbo Gao, and José A. B. Fortes, Fellow, IEEE

From Greek philosophers to circuits: An introduction to boolean logic. COS 116, Spring 2011 Sanjeev Arora

VON NEUMANN'S CONTRIBUTIONS TO AUTOMATA THEORY

Information Theory and Neuroscience II

Lecture 7: Logic design. Combinational logic circuits

Reliability Modeling of Nanoelectronic Circuits

University of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering

Computability and Complexity

Boolean Algebra, Gates and Circuits

MIT Manufacturing Systems Analysis Lectures 6 9: Flow Lines

CSC 5170: Theory of Computational Complexity Lecture 5 The Chinese University of Hong Kong 8 February 2010

Lecture 8: Introduction to Deep Learning: Part 2 (More on backpropagation, and ConvNets)

Introduction to Neural Networks

Conditional Statements

Evaluating the Reliability of NAND Multiplexing with PRISM

Lecture 4. 1 Circuit Complexity. Notes on Complexity Theory: Fall 2005 Last updated: September, Jonathan Katz

Handout 5. α a1 a n. }, where. xi if a i = 1 1 if a i = 0.

Reliable Computing I

ECE 3060 VLSI and Advanced Digital Design. Testing

CPE/EE 422/522. Chapter 1 - Review of Logic Design Fundamentals. Dr. Rhonda Kay Gaede UAH. 1.1 Combinational Logic

Simple Neural Nets for Pattern Classification: McCulloch-Pitts Threshold Logic CS 5870

Limiting Negations in Non-Deterministic Circuits

Design for Testability

Computer Organization: Boolean Logic

Computer Science. 19. Combinational Circuits. Computer Science COMPUTER SCIENCE. Section 6.1.

Designing Information Devices and Systems II Fall 2017 Miki Lustig and Michel Maharbiz Homework 1. This homework is due September 5, 2017, at 11:59AM.

Analysis of One-Step Majority Logic Decoding under Correlated Data-Dependent Gate Failures

Threshold Logic. 2.1 Networks of functions

Fault-Tolerant Consensus

Motivation. Evolution has rediscovered several times multicellularity as a way to build complex living systems

Stochastic Network Calculus

Sequential Logic (3.1 and is a long difficult section you really should read!)

Quantum Computation. Michael A. Nielsen. University of Queensland

COSC 243. Introduction to Logic And Combinatorial Logic. Lecture 4 - Introduction to Logic and Combinatorial Logic. COSC 243 (Computer Architecture)

1 Randomized complexity

Reasoning about Time and Reliability

Complexity Theory Turing Machines

BOOLEAN ALGEBRA INTRODUCTION SUBSETS

A Framework for Coded Computation

Luis Manuel Santana Gallego 31 Investigation and simulation of the clock skew in modern integrated circuits

The State Explosion Problem

Extended Superposed Quantum State Initialization Using Disjoint Prime Implicants

Self-reproducing programs. And Introduction to logic. COS 116, Spring 2012 Adam Finkelstein

Fault Modeling. 李昆忠 Kuen-Jong Lee. Dept. of Electrical Engineering National Cheng-Kung University Tainan, Taiwan. VLSI Testing Class

The Banach-Tarski paradox

Applications. Smartphone, tablet, game controller, antilock brakes, microprocessor, Wires

Overview. Discrete Event Systems Verification of Finite Automata. What can finite automata be used for? What can finite automata be used for?

Lecture 6: Time-Dependent Behaviour of Digital Circuits

Computer Science. 20. Combinational Circuits. Computer Science COMPUTER SCIENCE. Section

Digital System Design Combinational Logic. Assoc. Prof. Pradondet Nilagupta

Synthesis of Designs from Property Specifications

Boolean Algebra. Digital Logic Appendix A. Boolean Algebra Other operations. Boolean Algebra. Postulates, Identities in Boolean Algebra

Lecture 6 - LANDAUER: Computing with uncertainty

20. Combinational Circuits

Digital Logic Appendix A

Outline Fault Simulation

Novel Devices and Circuits for Computing

Chapter 2 Fault Modeling

ELCT201: DIGITAL LOGIC DESIGN

UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Fault Tolerant Computing ECE 655

An Introduction to Quantum Computation and Quantum Information

Lecture 4: Perceptrons and Multilayer Perceptrons

Lecture 1: Introduction to Sublinear Algorithms

Poly-logarithmic independence fools AC 0 circuits

EGC221: Digital Logic Lab

The Weighted Byzantine Agreement Problem

Serial Parallel Multiplier Design in Quantum-dot Cellular Automata

Error Threshold for Individual Faulty Gates Using Probabilistic Transfer Matrix (PTM)

1 The Low-Degree Testing Assumption

Systems I: Computer Organization and Architecture

Notes on Computer Theory Last updated: November, Circuits

1 AC 0 and Håstad Switching Lemma

Degradable Agreement in the Presence of. Byzantine Faults. Nitin H. Vaidya. Technical Report #

Section 3.3: Discrete-Event Simulation Examples

EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization

ECE 564/645 - Digital Communications, Spring 2018 Homework #2 Due: March 19 (In Lecture)

Intro To Digital Logic

ENGR352 Problem Set 02

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

Probabilistic Model Checking and Strategy Synthesis for Robot Navigation

Boolean Algebra. Digital Logic Appendix A. Postulates, Identities in Boolean Algebra How can I manipulate expressions?

Let us first give some intuitive idea about a state of a system and state transitions before describing finite automata.

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

Absence of Global Clock

Chapter 5. Digital Design and Computer Architecture, 2 nd Edition. David Money Harris and Sarah L. Harris. Chapter 5 <1>

EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits)

Review: Additional Boolean operations

Quantum Computing Lecture 8. Quantum Automata and Complexity

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Lecture 3: September 10

EE141-Spring 2008 Digital Integrated Circuits EE141. Announcements EECS141 EE141. Lecture 24: Wires

Chapter 3. Digital Design and Computer Architecture, 2 nd Edition. David Money Harris and Sarah L. Harris. Chapter 3 <1>

Hardware Design I Chap. 2 Basis of logical circuit, logical expression, and logical function

Lecture 16: Communication Complexity

Design for Testability

Transcription:

Probabilistic Logics and the Synthesis of Reliable Organisms from Unreliable Components John Z. Sun Massachusetts Institute of Technology September 21, 2011

Outline Automata Theory Error in Automata Controlling Error Extensions 2 / 19

Motivation Goals Provide a framework for exploring automata Give performance guarantees from unreliable automata Relate theory to electronic or neural circuitry Historical Context First presented at Caltech by von Neumann Manuscript based on lecture notes taken by R.S. Pierce von Neumann added text to prepare for publication Five versions of the manuscript exist with different typesets, figures and content This presentation is based on the first manuscript 3 / 19

Automata Theory Definition A single-output automaton with time delay τ is a finite set of inputs, one output and a set of preferred subsets of inputs. The automaton stimulates its output at time t+τ if a preferred state appears at time t. Comments Automata differs from logic in that there is a time dimension We treat automata as black boxes Each input or output is allowed two states: unstimulated (0) stimulated (1) For n inputs, there exist 2 2n automata of a certain τ 4 / 19

Automata Theory Example Excitatory inputs Inhibitory inputs Threshold function 0, x < h; ϕ(x) = 1, x h, where h = # ex +# in. 5 / 19

Basic Organs Definition Two single-output automata are equivalent in the wider sense if they differ only in their time delays, not input-output behavior. Theorem Any single-output automaton is equivalent in the wider sense to a network of basic organs. There exists a unique τ such that the latter network exists iff its time delay is τ > τ Comment: Actually, any two organs above form a basis. 6 / 19

Single Basic Organs Scheffer Stroke (NAND) Ā = S(A,A) A B = S(S(A,B),S(A,B)) A+B = S(S(A,A),S(B,B)) Majority Organ ( best out of three ) A B = M(A,B,0) A+B = M(A,B, ) Ā can be derived from AND and OR 7 / 19

Examples Memory Machine: X is stimulated τ after the first time A is stimulated (i.e. memory tape) Memory Organ: X is stimulated iff A was stimulated earlier such that no stimulation of b occurred since 8 / 19

Error in Automata Error considerations Mechanical and electric units are subject to failure Assume: for every operation, the organ will fail to function correctly with precise probability ǫ Failures ε are assumed statistically independent of time and state of network More generally, failures can be dependent but are upper-bounded by ǫ Goal: Find the limits of the smallness of ǫ such that performance of automata can be reliable (Pr(ε) < δ) 9 / 19

Example: The Memory Organ Scenario Memory machine Stimulation only at time t Error probability ǫ After s cycles after t, probability organ is still stimulated is Conclusion: ρ s 1/2 as s ρ s 1 2 + 1 2 e 2ǫs... is not so much that incorrect information will be obtained, but rather that irrelevant results will be produced. 10 / 19

Controlling Error 1: Multiple Machines Run m versions of network O in parallel, use majority organ to determine output values Analysis Assume η is upper bound on error of O Error at majority organ output is upper bounded by η = ǫ+(1 2ǫ)(3η 2 2η 3 ) ( Roots at 1 2,η 0 = 1 ) 1 6ǫ 1,1 η 0 2 1 2ǫ Latter two roots are only real if ǫ < 1/6 11 / 19

Controlling Error 1: Multiple Machines Consider successive occurences of the network (η becomes η ) If ǫ > 1/6, η 1/2 If ǫ < 1/6, η η 0 End Result: Reliable computation is possible, with necessary error level satisfying η 0 ǫ+3ǫ 2 12 / 19

Controlling Error 1: Multiple Machines More general argument (Sections 8.3.2 8.4 ) Network P made up of arbitrary basic organs Each output s error probability is bounded by η 1 Use induction to reduce P into networks with smaller serial chains with maximum length denoted µ Necessary error level satisfies η 1 = 4ǫ+152ǫ 2 Procedure is impractical because new network needs 3 µ(p) as many organs as the original network P 13 / 19

Controlling Error 2: Multiplexing Each message is carried on a bundle of N wires For H < 1/2, stimulation of at least (1 H )N lines is interpreted as 1 For L < 1/2, stimulation of at most L N lines is 0 Everything else is malfunction Executive organ Issue: Output wires may have different values Fix: Allow for a restoring organ to ensure bundle wires have the same value 14 / 19

Controlling Error 2: Multiplexing Error Types Organ malfunction (with probability ǫ) Bundles not entirely stimulated or unstimulated (errors in wires) Pr(0 1) = η Pr(1 0) = ξ Goal: For a computation, find N such that probability of malfunction is η Assume: Scheffer (NAND) for executive organs, majority for restoring organ 15 / 19

Controlling Error 2: Multiplexing Proof Sketch Use combinatorial argument to determine probability of error propagated by wire errors Use Stirling s formula to get Gaussian approximation of error Variance increases with executive and restoring organ failures Constructive scheme 1. Design network R for function to be computed assuming error-free parts 2. Determine number of basic organs needed (denoted m) and let δ = η/m 3. Find N so that error probability of each organ is δ 4. Create multiplexed system with bundles of N wires 16 / 19

Controlling Error 2: Multiplexing Comments For fixed N and ǫ, δ H = δ L = 0.07 is best, according to back-of-the-envelope calculation Maximum allowable ǫ is 0.0107 For two practical examples, N = 20,000 is a good approximation Comparison to multiple machines Requires N as many wires and 3N as many basic organs versus exponentially more 17 / 19

Extensions Memory considerations Model assumes random permutations of wires in a bundle to simplify calculations This is hard to maintain when network contains feedback Multiplexing as analog computation For large N, can model bundle as an analog signal This is similar to modern logic gates Multiplexing to explain neuroscience von Neumann discusses implications in neural circuits At the time of the presentation, neural systems are the only ones dense and reliable enough to match his theory 18 / 19

A Final Note In the introduction, von Neumann writes: Our present treatment of error is unsatisfactory and ad hoc. It is the author s conviction, voiced over many years, that error should be treated by thermodynamical methods and be the subject of a thermodynamical theory, as information has been by the work of L. Szilard and C.E. Shannon. 19 / 19