Learning to work with SPS Structured Beam. (June 14-21, 2004) Lev Uvarov

Similar documents
VELA. Getting started with the VELA Versatile Laboratory Aid. Paul Vernon

Cosmic Ray Detector Software

Product manual. Mylos KNX Shutter actuator 2CSY1104C/S

Computers also need devices capable of Storing data and information Performing mathematical operations on such data

BEAM TESTS OF THE LHC TRANSVERSE FEEDBACK SYSTEM

EECS150 - Digital Design Lecture 23 - FSMs & Counters

6 Synchronous State Machine Design

11.1 As mentioned in Experiment 10, sequential logic circuits are a type of logic circuit where the output of

Chapter 7. Sequential Circuits Registers, Counters, RAM

Sequential Logic Circuits

Emittance blow-up and loss maps in LHC using the transverse damper as exciter

MECH 1500 Final Part 2 Review

DØ Level 1 Trigger. East Lansing, Michigan, USA. Michigan State University, Presented for the D-Zero collaboration by Dan Edmunds.

15.1 Elimination of Redundant States

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Motors Automation Energy Transmission & Distribution Coatings. Servo Drive SCA06 V1.5X. Addendum to the Programming Manual SCA06 V1.

Logic Design II (17.342) Spring Lecture Outline

Sequential Circuits Sequential circuits combinational circuits state gate delay

Chapter 4. Sequential Logic Circuits

Parity Checker Example. EECS150 - Digital Design Lecture 9 - Finite State Machines 1. Formal Design Process. Formal Design Process

Laboratory Exercise #11 A Simple Digital Combination Lock

Digital Electronics Final Examination. Part A

Synchronous Sequential Logic Part I. BME208 Logic Circuits Yalçın İŞLER

Luminosity measurement in ATLAS with Diamond Beam Monitor

Rice University Physics 332 LIFETIME OF THE MUON I. INTRODUCTION...2! II. MEASUREMENT PROCEDURES...3! III. ANALYSIS PROCEDURES...7!

Turn-by-Turn Beam Position Measurements at ANKA with LIBERA ELECTRON

The CMS ECAL Laser Monitoring System

Performance of the Local Cathode Strip Chamber Trigger in a. Muon Beam Test

Digital Electronics II Mike Brookes Please pick up: Notes from the front desk

PBL (Problem-Based Learning) scenario for Accelerator Physics Mats Lindroos and E. Métral (CERN, Switzerland) Lund University, Sweden, March 19-23,

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

COGS Q250 Fall Homework 7: Learning in Neural Networks Due: 9:00am, Friday 2nd November.

The Design Procedure. Output Equation Determination - Derive output equations from the state table

CA AC modules for recording arbitrarily long time series

Synchronous Sequential Logic Part I

A Formal Model of Clock Domain Crossing and Automated Verification of Time-Triggered Hardware

DATA SHEET. HEF40163B MSI 4-bit synchronous binary counter with synchronous reset. For a complete data sheet, please also download:

CpE358/CS381. Switching Theory and Logical Design. Summer

Chapter 5 Synchronous Sequential Logic

CS 347 Parallel and Distributed Data Processing

Synchronous 4 Bit Counters; Binary, Direct Reset

Counters. We ll look at different kinds of counters and discuss how to build them

The Action of Matter: The Electrostatic Effect Coulomb s Law

ECE/Comp Sci 352 Digital Systems Fundamentals. Charles R. Kime Section 2 Fall Logic and Computer Design Fundamentals

OPERATING MANUAL. EIB-Kombisensor AS 315 N

COE 202: Digital Logic Design Sequential Circuits Part 3. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Latches. October 13, 2003 Latches 1

Experiment 2 Random Error and Basic Statistics

About the Sens it Payload

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques

CSE 123: Computer Networks

ENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter. Lab 3. Lab 3 Gate Timing. Lab 3 Steps in designing a State Machine. Timing diagram of a DFF

Synchronous Sequential Logic

Binary addition (1-bit) P Q Y = P + Q Comments Carry = Carry = Carry = Carry = 1 P Q

ELCT201: DIGITAL LOGIC DESIGN

Digital Circuits ECS 371

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

Analog and Telecommunication Electronics

Absence of Global Clock

74F193 Up/Down Binary Counter with Separate Up/Down Clocks

user's manual nx frequency converters resolver option board opt-bc

Elliptic Curve Group Core Specification. Author: Homer Hsing

1 SIMPLE PENDULUM 1 L (1.1)

CHW 261: Logic Design

EXPERIMENT Bit Binary Sequential Multiplier

Roger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill

MAIN FEATURES USER INSTRUCTIONS

ATT 310 USER MANUAL

Preparation of Examination Questions and Exercises: Solutions

Raising intensity of the LHC beam in the SPS - longitudinal plane

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

BERMAD Irrigation. BIC2000 Weather Station SYSTEM GUIDE VERSIONS : BIC ; PC 4.90

( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function

Longitudinal Dynamics

COE 202: Digital Logic Design Sequential Circuits Part 3. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

CSE 140 Midterm 2 Tajana Simunic Rosing. Spring 2008

Available online at ScienceDirect. Procedia Engineering 174 (2017 )

RT54SX72SU Heavy Ion Beam Test Report. August 6, 2004 J.J. Wang (650)

ORTEC. Counters/Ratemeters/ Multichannel Scalers. Choosing the Right Counting Solution. The Basic Functions of Counting Systems

CSE140: Components and Design Techniques for Digital Systems. Midterm Information. Instructor: Mohsen Imani. Sources: TSR, Katz, Boriello & Vahid

Arithme(c logic units and memory

Digital Electronics Sequential Logic

MOSIS REPORT. Spring MOSIS Report 1. MOSIS Report 2. MOSIS Report 3

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

University of Florida EEL 3701 Summer 2015 Dr. Eric. M. Schwartz Department of Electrical & Computer Engineering Tuesday, 30 June 2015

Measurement of Mean μ-lifetime

Review for B33DV2-Digital Design. Digital Design

Vidyalankar S.E. Sem. III [ETRX] Digital Circuits and Design Prelim Question Paper Solution

Distributed Computing. Synchronization. Dr. Yingwu Zhu

Really, it s about time. The Human-tech Perspective. The historical development of time keeping technologies. Taming mechanical oscillations

Chapter 5. Digital Design and Computer Architecture, 2 nd Edition. David Money Harris and Sarah L. Harris. Chapter 5 <1>

CHEM 115 Waves, Radiation, and Spectroscopy

DIGITAL ABBE REFRACTOMETER INE-WYA-2S OPERATING INSTRUCTION PLEASE READ THIS MANUAL CAREFULLY BEFORE OPERATION

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74C922 MM74C Key Encoder 20-Key Encoder

Beam. RF antenna. RF cable

Calibration of the Modular Neutron Array (MoNA)

Learning Objectives:

T4 TIMER - PROJECT DESCRIPTION - rev. 5.10

The Compact Muon Solenoid Experiment. Conference Report. Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland

Transcription:

Learning to work with SPS Structured Beam (June 14-21, 2004) Lev Uvarov

Structured Test Beam at SPS From Minutes of SPS Users Meeting, Thursday, 17-Jun-2004: Beam conditions for SPS 25ns run (Monday, June 14, 8:00 - Monday, June 21, 8:00): SPS beam energy 400 GeV/c 1 bunch train of 48 bunches with 25ns spacing (1200 ns length) every 23 us (SPS revolution frequency) spill length 2.2 s cycle length 12.0 s (see details) synchronization of the revolution frequency with the 25ns signal only works at 400 GeV SPS beam: RF = 24.95 ns LHC = 3564 * RF = 88.924 us SPS = 7 / 27 LHC SPS = 924 * RF = 23.054 us We expected the Orbit signal to comply with the above formula It turned out we were wrong. 2 Lev Uvarov PNPI

SP02 as a BC0 Timing Monitor The Bunch Counter (BC) is used to monitor the BC0 (Orbit) timing: BC goes into reset state between spills, when Stop Data Taking or BX Reset is received; BC starts incrementing by 1 every RF clock cycle, when a sequence of Start Data Taking and BC0 is received; BC runs from 0 to 923; Out-of-SYnch (OSY) logic monitors arrival times for all subsequent BC0s; The OSY bit is set, if BC0 does not arrive when the BC count is zero; The OSY bit is reset, when BX Reset is received (at the end of spill); Front panel OSY LED visualizes the OSY bit status; Observation: every single spill the OSY LED goes on. Why? 3 Lev Uvarov PNPI

Guess1. Missing BC0 Timing Marks? The BC, we are taking about, picks BC0 timing marks from the trigger data path. Remember, MPC-to-SP data format specifies two timing marks MPC sends to the SP02: BC0 a bunch crossing zero mark is sent when the BC value equals zero; BX0 a bunch counter least significant bit. MPC, in turn, gets data with embedded timing marks from the TMB. The problem found is: TMB blanks all the output bits to the MPC when it is not transmitting LCT data frames! No LCT --> BC0 does not pass through TMB --> SP02 sets the OSY bit Temporary Solution: Switch BC to the CCB timing. Observation: still every single spill the OSY LED goes on. Now why? 4 Lev Uvarov PNPI

Guess2. Is the TTCvi Programmed Correctly? The problem found is: All 4 B-Go inputs of the TTCvi are cabled to generate 4 TTC commands: Start Data Taking (0x06) Stop Data Taking (0x07) BX Reset (0x32) BC0 (0x01) Orbit signal goes into the lowest priority B-Go<3> input. B-Go<3> transfer mode is set to SINGLE. In case two or more B-Go signals arrive simultaneously, transfer of the lower priority command may be delayed! Solution: rearrange cabling to free up B-Go<0> - the highest priority input. reprogram B-Go<0> to run into a REPETITIVE mode Observation 1: still every single spill the OSY LED goes on. Now why? Observation 2: BXN distribution of the SP02 events is about 60bx wide, not 48bx. Why? 5 Lev Uvarov PNPI

Guess3. Is the SPS Orbit Period Stable? To check this guess an Orbit Analyzer has been built into the SP02 CCB interface firmware. The Orbit Analyzer measures a number of bunch crossings in every orbit (from a BC0 mark to a subsequent BC0 mark). When a change of the orbit period is detected, the Orbit Analyzer records both a new orbit period in bx and the orbit number, when the change occurred. Here is an example of the Orbit Analyzer log file: Record_No Orbit_No BX_per_Orbit Comment 1 1 4094 BC preset value to mark first Orbit in Spill 2 2 924 Normal orbit period 3 769 925 Orbit with extra bx 4 770 924 Normal orbit period 5 1774 925 Orbit with extra bx 6 1775 924 Normal orbit period 7 2821 925 Orbit with extra bx 8 2822 924 Normal orbit period 9 3912 925 Orbit with extra bx 10 3913 924 Normal orbit period 6 Lev Uvarov PNPI

Spill structure Plot below shows a single spill structure and looks like a ladder with narrow and wide steps. Record 1 is omitted, since it serves only as a begin-of-spill mark. Each narrow step represents two successive orbits: a 925bx orbit period immediately reverts to a 924bx orbit period. Each wide step represents four successive orbits, orbit period oscillates: 925bx -> 923bx -> 925bx -> 924bx. BX per Orbit 926 925 924 923 922 Spill Structure 30000 25000 20000 15000 10000 5000 0 2 7 12 17 22 27 32 37 42 Record # Orbit # BX_per_Orbit Orbit_No 7 Lev Uvarov PNPI

Plots below show: Spill Structure continue Distribution of orbit disturbances versus orbit # (versus time!) Distribution of orbits elapsed since previous orbit disturbance versus orbit number (versus time!), superimposed for 12 spills. Only first orbit of the ladder step is plotted (remember, a disturbance always begins with a 925bx orbit). Conclusion: Orbit disturbances occur 15-16 times during first 0.7 sec (23 us * 30000) of spill. If BC is synchronized to BC0 only at the beginning of spill, it will be apart from BC0 by 15-16bx to the end of spill -> BXN distribution of the events gets wider. Orbit # 35000 30000 25000 20000 15000 10000 5000 0 925bx Orbit Distribution for 12 Spills 1 16 31 46 61 76 91 106 121 136 151 166 181 Event # Orbit # Difference Orbits Elapsed since previous 925bx Orbit 6000 5000 4000 3000 2000 1000 0 0 5000 10000 15000 20000 25000 30000 Orbit # in Spill 8 Lev Uvarov PNPI

Conclusion Solution: Use BC0 as a BC Reset The SP02 firmware is modified accordingly. Every BC0 now resets the BC, so the BC always runs under control of the orbit signal. Observation 1: BXN distribution of the events is exactly 48 bx wide very good! Observation 2: It looks like beam extraction phase begins at a slightly lower than nominal revolution frequency (needed 15-16 extra bx to compensate). Observation 3: Nevertheless, SP02 needs BC0 timing marks (link heartbeat!) on every link regardless of LCT presence to maintain proper timing in Front FPGAs (a separate presentation may require to explain it in detail). LHC Structured Test Beam in May 2000 (from Bruce Taylor Presentation on Timing WG Meeting July 14, 2000) 9 Lev Uvarov PNPI