PSMN002-25P; PSMN002-25B

Similar documents
PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

TrenchMOS ultra low level FET

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

PHP7NQ60E; PHX7NQ60E

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PHM21NQ15T. TrenchMOS standard level FET

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel TrenchMOS logic level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK71/ AIE. TrenchPLUS standard level FET. BUK AIE in SOT426 (D 2 -PAK) BUK AIE in SOT263B (TO-220AB).

BUK71/ ATE. TrenchPLUS standard level FET. BUK ATE in SOT426 (D 2 -PAK) BUK ATE in SOT263B (TO-220AB).

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK71/ AIE. TrenchPLUS standard level FET

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PHB108NQ03LT. N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

BUK B. N-channel TrenchMOS standard level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHP110NQ08T. N-channel TrenchMOS standard level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

BF545A; BF545B; BF545C

BUK B. N-channel TrenchMOS logic level FET

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

N-channel TrenchMOS logic level FET

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

FEATURES SYMBOL QUICK REFERENCE DATA

PHT4NQ10LT. 1. Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

N-channel TrenchMOS transistor

N-channel TrenchMOS standard level FET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

BUK A. N-channel TrenchMOS standard level FET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

DATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

P-channel enhancement mode MOS transistor

DATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.

BSH Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

DISCRETE SEMICONDUCTORS DATA SHEET M3D071. BAT74 Schottky barrier double diode. Product specification Supersedes data of 1996 Mar 19.

DATA SHEET. PBSS4540Z 40 V low V CEsat NPN transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 14.

N-channel TrenchMOS logic level FET

DATA SHEET. PBSS5350D 50 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 13.

DISCRETE SEMICONDUCTORS DATA SHEET. book, halfpage M3D302. PBSS4240DPN 40 V low V CEsat NPN/PNP transistor. Product specification 2003 Feb 20

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Apr 09

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 12

PSMN K. 1. Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

DATA SHEET. BC846; BC847; BC848 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Feb 04

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

FEATURES SYMBOL QUICK REFERENCE DATA

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. PBSS4250X 50 V, 2 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Jun 17

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27.

60 V, 0.3 A N-channel Trench MOSFET

DATA SHEET. BC846W; BC847W; BC848W NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 23

DATA SHEET. BCP69 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Nov 15.

DATA SHEET. PBSS4480X 80 V, 4 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2004 Aug 5

DISCRETE SEMICONDUCTORS DATA SHEET M3D175. BLF202 HF/VHF power MOS transistor. Product specification Supersedes data of 1999 Oct 20.

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge

DATA SHEET. PEMD48; PUMD48 NPN/PNP resistor-equipped transistors; R1 = 47 kω, R2 = 47 kω and R1 = 2.2 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS

TO220AB & SOT404 PIN CONFIGURATION SYMBOL

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

SMD version of BUK125-50L

Transcription:

PSMN2-25P; PSMN2-25B Rev. 1 22 October 21 Product data 1. Description N-channel logic level field-effect power transistor in a plastic package using TrenchMOS 1 technology. Product availability: PSMN2-25P in SOT78 (TO-22AB) PSMN2-25B in SOT44 (D 2 -PAK) 2. Features Low on-state resistance Fast switching. 3. Applications 4. Pinning information High frequency computer motherboard DC to DC converters OR-ing applications. Table 1: Pinning - SOT78 and SOT44, simplified outline and symbol Pin Description Simplified outline Symbol 1 gate (g) 2 drain (d) [1] 3 source (s) mb drain (d) mb mb g MBB76 d s 2 MBK16 1 2 3 SOT78 (TO-22AB) 1 3 MBK116 SOT44 (D 2- PAK) [1] It is not possible to make connection to pin 2 of the SOT44 package. 1. TrenchMOS is a trademark of Koninklijke Philips Electronics N.V.

5. Quick reference data Table 2: Quick reference data Symbol Parameter Conditions Typ Max Unit V DS drain-source voltage (DC) T j =25to175 C 25 V I D drain current (DC) T mb =25 C; V GS =5V 75 A P tot total power dissipation T mb =25 C 23 W T j junction temperature 175 C R DSon drain-source on-state resistance V GS = 1 V; I D = 25 A; T j =25 C 2.2 2.6 mω V GS =5V; I D = 25 A; T j =25 C 2.45 2.9 mω 6. Limiting values Table 3: Limiting values In accordance with the Absolute Maximum Rating System (IEC 6134). Symbol Parameter Conditions Min Max Unit V DS drain-source voltage (DC) T j =25to175 C 25 V V DGR drain-gate voltage (DC) T j =25to175 C; R GS =2kΩ 25 V V GS gate-source voltage (DC) ±15 V V GSM gate-source voltage t p 5 µs; pulsed; ±2 V duty cycle 25 %; T j 15 C I D drain current (DC) T mb =25 C; V GS =5V;Figure 2 and 3 75 A T mb = 1 C; V GS =5V;Figure 2 75 A I DM peak drain current T mb =25 C; pulsed; t p 1 µs; Figure 3 4 A P tot total power dissipation T mb =25 C; Figure 1 23 W T stg storage temperature 55 +175 C T j operating junction temperature 55 +175 C Source-drain diode I S source (diode forward) current (DC) T mb =25 C 75 A I SM peak source (diode forward) current T mb =25 C; pulsed; t p 1 µs 4 A Avalanche ruggedness E AS non-repetitive avalanche energy unclamped inductive load; I D =75A;t p =.1 ms; V DD =15V; R GS =5Ω; V GS = 5V; starting T j =25 C; 5 mj I AS non-repetitive avalanche current unclamped inductive load; V DD =15V;R GS =5Ω; V GS =5V; starting T j =25 C 75 A Product data Rev. 1 22 October 21 2 of 13

12 3aa16 12 I der 3af36 P der (%) (%) 1 8 8 6 4 4 2 5 1 15 2 T mb ( o C) 3 6 9 12 15 18 T mb (ºC) P der P tot I D = ---------------------- 1% I P der = ------------------- 1% I tot ( 25 C ) D25C ( ) Fig 1. Normalized total power dissipation as a function of mounting base temperature. Fig 2. Normalized continuous drain current as a function of mounting base temperature. 1 3 3af38 I D (A) R DSon = V DS / I D t p = 1µs 1 2 1 µs 1 ms P t p δ = T DC 1 ms 1 t p T t 1 ms 1 1 1 1 2 V DS (V) Fig 3. T mb =25 C; I DM is single pulse. Safe operating area; continuous and peak drain currents as a function of drain-source voltage. Product data Rev. 1 22 October 21 3 of 13

7. Thermal characteristics Table 4: Thermal characteristics Symbol Parameter Conditions Value Unit R th(j-mb) thermal resistance from junction to mounting Figure 4.65 K/W base R th(j-a) thermal resistance from junction to ambient vertical in still air; SOT78 package 6 K/W mounted on a printed circuit board; minimum footprint; SOT44 package 5 K/W 7.1 Transient thermal impedance 1 3af37 Z th(j-mb) (K/W) δ =.5 1-1.2.1.5.2 P t p δ = T 1-2 single pulse t p T t 1-3 1-6 1-5 1-4 1-3 1-2 1-1 1 1 t p (s) Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration. Product data Rev. 1 22 October 21 4 of 13

8. Characteristics Table 5: Characteristics T j =25 C unless otherwise specified Symbol Parameter Conditions Min Typ Max Unit Static characteristics V (BR)DSS drain-source breakdown voltage I D =.25 ma; V GS =V T j =25 C 25 V T j = 55 C 22 V V GS(th) gate-source threshold voltage I D = 1 ma; V DS =V GS ; Figure 9 T j =25 C 1 1.5 2 V T j = 175 C.4 V T j = 55 C 2.3 V I DSS drain-source leakage current V DS =25V; V GS =V T j =25 C.2 1 µa T j = 175 C 5 µa I GSS gate-source leakage current V GS = ±15 V; V DS =V 1 1 na R DSon drain-source on-state resistance V GS =5V; I D =25A;Figure 7 and 8 T j =25 C 2.45 2.9 mω T j = 175 C 4.7 5.2 mω V GS =1 V; I D =25A;Figure 7 and 8 T j =25 C 2.2 2.6 mω Dynamic characteristics Q g(tot) total gate charge I D = 75 A; V DD =15V; V GS =5V; 14 nc Q gs gate-source charge Figure 13 34 nc Q gd gate-drain (Miller) charge 6 nc C iss input capacitance V GS =V; V DS = 25 V; f = 1 MHz; 14 pf C oss output capacitance Figure 11 238 pf C rss reverse transfer capacitance 165 pf t d(on) turn-on delay time V DD =15V; I D = 12 A; V GS =5V; 53 ns t r turn-on rise time R G =6Ω; resistive load 175 ns t d(off) turn-off delay time 355 ns t f turn-off fall time 285 ns Source-drain diode V SD source-drain (diode forward) voltage I S = 25 A; V GS =V;Figure 12.85 1.2 V Product data Rev. 1 22 October 21 5 of 13

45 I D (A) 4 35 3 25 2 15 1 5 T j = 25 ºC 15 V 1 V 5 V 4 V 3.6 V 3.4 V 3.2 V 3 V 2.8 V 2.6 V 2.4 V 3af39 V GS = 2.2 V.5 1 1.5 2 2.5 V DS (V) I 1 D (A) 9 8 7 6 5 4 3 2 1 V DS > I D x R DSon 175 ºC 3af41 T j = 25 ºC 1 2 3 V GS (V) Fig 5. T j =25 C Output characteristics: drain current as a function of drain-source voltage; typical values. Fig 6. T j =25 C and 175 C; V DS >I D x R DSon Transfer characteristics: drain current as a function of gate-source voltage; typical values..7 R DSon (Ω).6.5 2.4 V 2.6 V 2.8 V 3 V 3.2 V T j = 25 ºC 3.4 V 3af4 a 2 1.6 3af18.4.3.2.1 V GS = 15 V 3.6 V 4 V 5 V 1 V 1.2.8.4 1 2 3 4 5 I D (A) -6 6 12 18 T j (ºC) T j =25 C R a = DSon ---------------------------- R DSon ( 25 C ) Fig 7. Drain-source on-state resistance as a function of drain current; typical values. Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature. Product data Rev. 1 22 October 21 6 of 13

2.5 V GS(th) (V) 2 max 3af46 1-1 I D (A) 1-2 3aa36 1.5 typ 1-3 min typ max 1 min 1-4.5 1-5 -6-2 2 6 1 14 18 T j (ºC) 1-6.5 1 1.5 2 2.5 3 V GS (V) Fig 9. I D = 1 ma; V DS =V GS T j =25 C; V DS =5V Gate-source threshold voltage as a function of junction temperature. Fig 1. Sub-threshold drain current as a function of gate-source voltage. 1 5 3af44 C (pf) 1 4 C iss C oss 1 3 C rss 1 2 1-1 1 1 1 2 V DS (V) V GS =V;f=1MHz Fig 11. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values. Product data Rev. 1 22 October 21 7 of 13

I S (A) 1 9 8 7 6 V GS = V 175 ºC 3af43 6 V GS (V) 5 4 I D = 75 A V DD = 15 V T j = 25 ºC 3af45 5 4 3 2 1 T j = 25 ºC 3 2 1..5 1. 1.5 V SD (V) 5 1 15 Q G (nc) T j =25 C and 175 C; V GS =V Fig 12. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values. I D = 75 A; V DD = 15 V Fig 13. Gate-source voltage as a function of gate charge; typical values. Product data Rev. 1 22 October 21 8 of 13

9. Package outline Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-22AB SOT78 E p A A 1 D 1 q mounting base D L 1 (1) L 2 Q L b 1 1 2 3 b c e e 5 1 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A1 b b1 c D D1 E e L L2 L1 (1) p max. mm 4.5 1.39.9 1.3.7 15.8 6.4 1.3 15. 3.3 3.8 2.54 3. 4.1 1.27.7 1..4 15.2 5.9 9.7 13.5 2.79 3.6 q 3. 2.7 Q 2.6 2.2 Note 1. Terminals in this zone are not tinned. OUTLINE VERSION SOT78 REFERENCES IEC JEDEC EIAJ 3-lead TO-22AB SC-46 EUROPEAN PROJECTION ISSUE DATE -9-7 1-2-16 Fig 14. SOT78 (TO-22AB). Product data Rev. 1 22 October 21 9 of 13

Plastic single-ended surface mounted package (Philips version of D 2 -PAK); 3 leads (one lead cropped) SOT44 A E A 1 D 1 mounting base D H D 2 1 3 L p b c e e Q 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT mm A 4.5 4.1 D A 1 b c max. D 1 1.4 1.27.85.6.64.46 11 1.6 1.2 E e L p H D Q 1.3 9.7 2.54 2.9 2.1 15.8 14.8 2.6 2.2 OUTLINE VERSION REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION ISSUE DATE SOT44 99-6-25 1-2-12 Fig 15. SOT44 (D 2- PAK) Product data Rev. 1 22 October 21 1 of 13

1. Revision history Table 6: Revision history Rev Date CPCN Description 1 21122 Product Data; Initial Version Product data Rev. 1 22 October 21 11 of 13

11. Data sheet status Data sheet status [1] Product status [2] Definition Objective data Development This data sheet contains data from the objective specification for product development. reserves the right to change the specification in any manner without notice. Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. Product data Production This data sheet contains data from the product specification. reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-65A. [1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. 12. Definitions 13. Disclaimers Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 6134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applications that are described herein for any of these products are for illustrative purposes only. make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Life support These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify for any damages resulting from such application. Right to make changes reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Contact information For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com. Fax: +31 4 27 24825 9397 75 8315 Koninklijke Philips Electronics N.V. 21. All rights reserved. Product data Rev. 1 22 October 21 12 of 13

Contents 1 Description............................. 1 2 Features............................... 1 3 Applications............................ 1 4 Pinning information...................... 1 5 Quick reference data..................... 2 6 Limiting values.......................... 2 7 Thermal characteristics................... 4 7.1 Transient thermal impedance.............. 4 8 Characteristics.......................... 5 9 Package outline......................... 9 1 Revision history........................ 11 11 Data sheet status....................... 12 12 Definitions............................ 12 13 Disclaimers............................ 12 Koninklijke Philips Electronics N.V. 21. Printed in The Netherlands All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: 22 October 21 Document order number: 9397 75 8315