CD74HC221, CD74HCT221

Similar documents
CD54/74HC32, CD54/74HCT32

CD54/74HC147, CD74HCT147. High Speed CMOS Logic 10-to-4 Line Priority Encoder. Features. [ /Title (CD74 HC147, CD74 HCT14 7) /Subject

CD74HC109, CD74HCT109

CD74HC165, CD74HCT165

CD54HC11, CD74HC11, CD54HCT11, CD74HCT11

CD74HC147, CD74HCT147

CD54/74HC164, CD54/74HCT164

CD54/74HC393, CD54/74HCT393

CD54/74HC30, CD54/74HCT30

CD54/74HC151, CD54/74HCT151

CD74HC195. High Speed CMOS Logic 4-Bit Parallel Access Register. Features. Description. Ordering Information. PInout. [ /Title (CD74 HC195 ) /Subject

CD74HC93, CD74HCT93. High Speed CMOS Logic 4-Bit Binary Ripple Counter. Description. Features. Pinout. Ordering Information

CD54HC257, CD74HC257, CD54HCT257, CD74HCT257

CD74HC151, CD74HCT151

CD54/74HC367, CD54/74HCT367, CD54/74HC368, CD74HCT368

CD54/74AC153, CD54/74ACT153

CD54/74HC138, CD54/74HCT138, CD54/74HC238, CD54/74HCT238

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

CD54HC147, CD74HC147, CD74HCT147

UNISONIC TECHNOLOGIES CO., LTD U74HC14

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

MM74HC244 Octal 3-STATE Buffer

CD54/74HC30, CD54/74HCT30

CD4528BC Dual Monostable Multivibrator

MM74HC157 Quad 2-Input Multiplexer

MM74HC151 8-Channel Digital Multiplexer

MM74HC175 Quad D-Type Flip-Flop With Clear

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

CD74HC373, CD74HCT373, CD54HC573, CD74HC573, CD74HCT573 High Speed CMOS Logic Octal Transparent Latch, Three-State Output

MM74HC573 3-STATE Octal D-Type Latch

MM74HC00 Quad 2-Input NAND Gate

MM74HC251 8-Channel 3-STATE Multiplexer

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

74VHC123A Dual Retriggerable Monostable Multivibrator

MM74HC373 3-STATE Octal D-Type Latch

MM74HC374 3-STATE Octal D-Type Flip-Flop

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

MM74HC08 Quad 2-Input AND Gate

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

74VHC221A Dual Non-Retriggerable Monostable Multivibrator

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

MM74HC32 Quad 2-Input OR Gate

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM74HC154 4-to-16 Line Decoder

CD4013BC Dual D-Type Flip-Flop

MM74HC138 3-to-8 Line Decoder

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

UNISONIC TECHNOLOGIES CO., LTD U74HC164

UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC

CD4021BC 8-Stage Static Shift Register

MM74HC139 Dual 2-To-4 Line Decoder

NTE4501 Integrated Circuit CMOS, Dual 4 Input NAND Gate, 2 Input NOR/OR Gate, 8 Input AND/NAND Gate

Dual 4-Input AND Gate

2 Input NAND Gate L74VHC1G00

CD4024BC 7-Stage Ripple Carry Binary Counter

MM74HC373 3-STATE Octal D-Type Latch

CONDITIONS T amb = 25 C; GND = 0V. C L = 50pF; V CC = 5V 4.4 ns. Outputs disabled; V O = 0V or V CC

NTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder

CD40106BC Hex Schmitt Trigger

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

CD4028BC BCD-to-Decimal Decoder

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Features Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM74HCT08 Quad 2-Input AND Gate

DG211. Features. SPST 4-Channel Analog Switch. Part Number Information. Functional Block Diagrams. Pinout. Data Sheet December 21, 2005 FN3118.

MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters

MM74HCT138 3-to-8 Line Decoder

Triple 3-Input NOR Gate

INTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74VHC00 Quad 2-Input NAND Gate

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS


MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear

MM54HC08 MM74HC08 Quad 2-Input AND Gate

Dual JK Flip-Flop IW4027B TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE. Rev. 00

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

MM54HC244 MM74HC244 Octal TRI-STATE Buffer

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear

MM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register

MC14521B. 24 Stage Frequency Divider

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

SGM7SZ00 Small Logic Two-Input NAND Gate

CD4093BC Quad 2-Input NAND Schmitt Trigger

M74HC20TTR DUAL 4-INPUT NAND GATE

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

CD4028BC BCD-to-Decimal Decoder

12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS

74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

Transcription:

November 997 SEMIONDUTO D74H22, D74HT22 High Speed MOS Logic Dual Monostable Multivibrator with eset Features Description Overriding ESET Terminates Output Pulse Triggering from the Leading or Trailing Edge and Buffered Outputs Separate esets Wide ange of Output-Pulse Widths Schmitt Trigger on B Inputs Fanout (Over Temperature ange) - Standard Outputs............... 0 LSTTL Loads - Bus Driver Outputs............. 5 LSTTL Loads Wide Operating Temperature ange... -55 o to 25 o Balanced Propagation Delay and Transition Times Significant Power eduction ompared to LSTTL Logic Is H Types - 2V to 6V Operation - High Noise Immunity: N IL = 30%, N IH = 30% of at = 5V HT Types - 4.5V to V Operation - Direct LSTTL Input Logic ompatibility, V IL = 0.8V (Max), V IH = 2V (Min) - MOS Input ompatibility, I l µa at V OL, V OH The Harris D74H22, and H74HT22 are dual monostable multivibrators with reset. An external resistor ( X ) and an external capacitor ( X ) control the timing and the accuracy for the circuit. Adjustment of X and X provides a wide range of output pulse widths from the and terminals. Pulse triggering on the B input occurs at a particular voltage level and is not related to the rise and fall time of the trigger pulse. Once triggered, the outputs are independent of further trigger inputs on A and B. The output pulse can be terminated by a LOW level on the eset () pin. Trailing Edge triggering (A) and leading-edge-triggering (B) inputs are provided for triggering from either edge of the input pulse. On power up, the I is reset. If either Mono is not used each input (on the unused device) must be terminated either high or low. The minimum value of external resistance, X, is typically 500Ω. The minimum value of external capacitance, X, is 0pF. The calculation for the pulse width is t W = 0.7 X X at = 4.5V. Ordering Information PAT NUMBE TEMP. ANGE ( o ) PAKAGE PKG. NO. D74H22E -55 to 25 6 Ld PDIP E6.3 D74HT22E -55 to 25 6 Ld PDIP E6.3 D74H22M -55 to 25 6 Ld SOI M6.5 D74HT22M -55 to 25 6 Ld SOI M6.5 NOTES:. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel. 2. Wafer or die are available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information. Pinout (PDIP, SOI) TOP VIEW A 6 B 2 5 X X 3 4 X 4 3 2 5 2 2 2 X 6 2 2 X X 7 0 2B 8 9 2A AUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I Handling Procedures. opyright Harris orporation 997 File Number 670.

Functional Diagram X X 4 5 A B 2 X X X MONO 3 4 3 2 2A 9 5 2 2B 0 MONO 2 2 2 2 X 2 X X 6 7 2 X 2 X TUTH TABLE INPUTS OUTPUTS A B H X H L H X L H L H L H H H X X L L H L H (Note 3) (Note 3) NOTE: H = High Level, L = Low Level, X = Irrelevant, = Transition from Low to High Level, = Transition from High to Low Level, = One High Level Pulse, = One Low Level Pulse 3. For this combination the reset input must be low and the following sequence must be used: pin (or 9) must be set high or pin 2 (or 0) set low; then pin (or 9) must be low and pin 2 (or 0) set high. Now the reset input goes from low-to-high and the device will be triggered. 2

Logic Diagram P 6 N X A (9) B 2 (0) 3 () P ESET FF D P OP AMP + - 2 5 (7) S X X M M PP MIO VOLTAGE 3 X MASK FF S MAIN FF 4 N PULLDOWN FF D N 4 (6) X 8 4 (2) (3) 5 + - OP AMP 3

Absolute Maximum atings D Supply,........................ -0.5V to 7V D Input Diode urrent, I IK For V I < -0.5V or V I > + 0.5V......................±20mA D Output Diode urrent, I OK For V O < -0.5V or V O > + 0.5V....................±20mA D Drain urrent, per Output, I O For -0.5V < V O < + 0.5V..........................±25mA D Output Source or Sink urrent per Output Pin, I O For V O > -0.5V or V O < + 0.5V....................±25mA D or Ground urrent, I.........................±50mA Thermal Information Thermal esistance (Typical, Note 4) θ JA ( o /W) θ J ( o /W) PDIP Package................... 00 N/A SOI Package................... 80 N/A Maximum Junction Temperature (Plastic Package)........ 50 o Maximum Storage Temperature ange..........-65 o to 50 o Maximum Lead Temperature (Soldering 0s)............. 300 o (SOI - Lead Tips Only) Operating onditions Temperature ange, T A...................... -55 o to 25 o Supply ange, H Types.....................................2V to 6V HT Types.................................4.5V to V D Input or Output, V I, V O................. 0V to Input ise and Fall Time, t r, t f on Inputs A and 2V...................................... 000ns (Max) 4.5V...................................... 500ns (Max) 6V....................................... 400ns (Max) Input ise and Fall Time, t r, t f on Input B 2V.................................. Unlimited ns (Max) 4.5V................................. Unlimited ns (Max) 6V.................................. Unlimited ns (Max) AUTION: Stresses above those listed in Absolute Maximum atings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 4. θ JA is measured with the component mounted on an evaluation P board in free air. D Electrical Specifications PAAMETE H TYPES High Level Input Low Level Input High Level Output MOS Loads High Level Output TTL Loads Low Level Output MOS Loads Low Level Output TTL Loads SYMBOL TEST ONDITIONS 25 o -40 o TO 85 o -55 o TO 25 o V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX V IH - - 2.5 - -.5 -.5 - V 4.5 3.5 - - 3.5-3.5 - V 6 4.2 - - 4.2-4.2 - V V IL - - 2 - - 0.5-0.5-0.5 V 4.5 - -.35 -.35 -.35 V 6 - -.8 -.8 -.8 V V OH V IH or V IL -0.02 2.9 - -.9 -.9 - V -0.02 4.5 4.4 - - 4.4-4.4 - V -0.02 6 5.9 - - 5.9-5.9 - V - - - - - - - - - V -4 4.5 3.98 - - 3.84-3.7 - V -5.2 6 5.48 - - 5.34-5.2 - V V OL V IH or V IL 0.02 2 - - 0. - 0. - 0. V 0.02 4.5 - - 0. - 0. - 0. V 0.02 6 - - 0. - 0. - 0. V - - - - - - - - - V 4 4.5 - - 0.26-0.33-0.4 V 5.2 6 - - 0.26-0.33-0.4 V 4

D Electrical Specifications (ontinued) PAAMETE Input Leakage urrent uiescent Device urrent HT TYPES High Level Input Low Level Input High Level Output MOS Loads High Level Output TTL Loads Low Level Output MOS Loads Low Level Output TTL Loads Input Leakage urrent uiescent Device urrent Additional uiescent Device urrent Per Input Pin: Unit Load SYMBOL I I I or or V IH - - 4.5 to V IL - - 4.5 to - 6 - - ±0. - ± - ± µa 0 6 - - 8-80 - 60 µa 2 - - 2-2 - V - - 0.8-0.8-0.8 V V OH V IH or V IL -0.02 4.5 4.4 - - 4.4-4.4 - V -4 4.5 3.98 - - 3.84-3.7 - V V OL V IH or V IL 0.02 4.5 - - 0. - 0. - 0. V I I I I TEST ONDITIONS 25 o -40 o TO 85 o -55 o TO 25 o V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX and or -2. 4 4.5 - - 0.26-0.33-0.4 V 0 - ±0. - ± - ± µa 0 - - 8-80 - 60 µa - 4.5 to NOTE: For dual-supply systems theoretical worst case (V I = 2.4V, = V) specification is.8ma. HT Input Loading Table - 00 360-450 - 490 µa INPUT UNIT LOADS All Inputs 0.3 NOTE: Unit Load is I limit specified in D Electrical Table, e.g., 360µA max at 25 o. Prerequisite For Switching Function 25 o -40 o TO 85 o -55 o TO 25 o PAAMETE SYMBOL (V) MIN TYP MAX MIN MAX MIN MAX H TYPES t WL 2 70 - - 90-05 - ns A 4.5 4 - - 8-2 - ns 6 2 - - 5-8 - ns t WH 2 70 - - 90-05 - ns B 4.5 4 - - 8-2 - ns 6 2 - - 5-8 - ns 5

Prerequisite For Switching Function (ontinued) eset ecovery Time to A or B Output Pulse Width or X = 0.µF X = 0kΩ Output Pulse Width or X = 28pF, X = 2kΩ t WL 2 70 - - 90-05 - ns 4.5 4 - - 8-2 - ns 6 2 - - 5-8 - ns t SU 2 0 - - 0-0 - ns 4.5 0 - - 0-0 - ns 6 0 - - 0-0 - ns t W 5 630-770 602 798 595 805 µs t W 4.5-40 - - - - - ns X = 000pF, X = 2kΩ t W 4.5 -.5 - - - - - µs X = 000pF, X = 0kΩ t W 4.5-7 - - - - - µs HT TYPES A t WL 4.5 4 - - 8-2 - ns B eset ecovery Time to A or B PAAMETE SYMBOL (V) Output Pulse Width or X = 0.µF X = 0kΩ Output Pulse Width or X = 28pF, X = 2kΩ t WH 4.5 4 - - 8-2 - ns t WL 4.5 8 - - 23-27 - ns t SU 4.5 0 - - 0-0 - ns t W 5 630-770 602 798 595 805 µs t W 4.5-40 - - - - - ns X = 000pF, X = 2kΩ t W 4.5 -.5 - - - - - µs X = 000pF, X = 0kΩ t W 4.5-7 - - - - - µs Switching Specifications Input t r, t f = 6ns 25 o -40 o TO 85 o -55 o TO 25 o MIN TYP MAX MIN MAX MIN MAX PAAMETE SYMBOL TEST ONDITIONS (V) 25 o -40 o TO 85 o -55 o TO 25 o MIN TYP MAX MIN MAX MIN MAX H TYPES Trigger A, B, to t PLH L = 50pF 2 - - 20-265 - 35 ns L = 50pF 4.5 - - 42-53 - 63 ns L = 50pF 6 - - 36-45 - 54 ns L = 5pF 5-8 - - - - - ns Trigger A, B, to t PHL L = 50pF 2 - - 70-25 - 255 ns L = 50pF 4.5 - - 34-43 - 5 ns L = 50pF 6 - - 29-37 - 43 ns L = 5pF 5-4 - - - - - ns 6

Switching Specifications Input t r, t f = 6ns (ontinued) PAAMETE SYMBOL TEST ONDITIONS (V) 25 o -40 o TO 85 o -55 o TO 25 o MIN TYP MAX MIN MAX MIN MAX to t PLH L = 50pF 2 - - 60-200 - 240 ns 4.5 - - 32-40 - 48 ns 6 - - 27-34 - 4 ns to t PHL L = 50pF 2 - - 80-225 - 270 ns 4.5 - - 36-45 - 54 ns 6 - - 3-38 - 46 ns Output Transition Time t TLH, t THL L = 50pF 2 - - 75-95 - 0 ns 4.5 - - 5-9 - 22 ns 6 - - 3-6 - 9 ns Input apacitance IN - - - - 0-0 - 0 pf Pulse Width Match Between ircuits in the Same Package X = 000pF, X = 0kΩ - 4.5 to - ±2 - - - - - % Power Dissipation apacitance (Notes 5, 6) HT TYPES Trigger A, B, to Trigger A, B, to to to PD - 5-66 - - - - - pf t PLH L = 50pF 4.5 - - 8-23 - 27 ns L = 5pF 5-8 - - - - - ns t PHL L = 50pF 4.5 - - 34-43 - 5 ns L = 5pF 5-4 - - - - - ns t PLH L = 50pF 4.5 - - 5-9 - 22 ns t PHL L = 50pF 4.5 - - 5-9 - 22 ns Output Transition Time t TLH, t THL L = 50pF 2 - - 75-95 - 0 ns 4.5 - - 5-9 - 22 ns 6 - - 3-6 - 9 ns Input apacitance IN - - - - 0-0 - 0 pf Pulse Width Match Between ircuits in the Same Package X = 000pF, X = 0kΩ - 4.5 to - ±2 - - - - - % Power Dissipation apacitance (Notes 5, 6) PD - 5-66 - - - - - pf NOTES: 5. PD is used to determine the dynamic power consumption, per multivibrator. 6. P D = ( PD + L ) V 2 f i + Σ where f i = input frequency, f o = output frequency, L = output load capacitance, = supply voltage. 7

Test ircuits and Waveforms t r L LOK t f L I t WL + t WH = fl 90% 50% 50% 50% 0% 0% t r L = 6ns LOK t f L = 6ns I t WL + t WH = fl 3V 2.7V.3V.3V.3V 0.3V 0.3V t WL t WH t WL t WH NOTE: Outputs should be switching from 0% to 90% in accordance with device truth table. For f MAX, input duty cycle = 50%. FIGUE. H LOK PULSE ISE AND FALL TIMES AND PULSE WIDTH NOTE: Outputs should be switching from 0% to 90% in accordance with device truth table. For f MAX, input duty cycle = 50%. FIGUE 2. HT LOK PULSE ISE AND FALL TIMES AND PULSE WIDTH t r = 6ns t f = 6ns t r = 6ns t f = 6ns INPUT 90% 50% 0% INPUT 2.7V.3V 0.3V 3V t THL t TLH t THL t TLH INVETING OUTPUT t PHL t PLH 90% 50% 0% INVETING OUTPUT t PHL t PLH 90%.3V 0% FIGUE 3. H TANSITION TIMES AND POPAGATION DELAY TIMES, OMBINATION LOGI FIGUE 4. HT TANSITION TIMES AND POPAGATION DELAY TIMES, OMBINATION LOGI 8

Typical Performance urves 685 X = 0K X = 0K = 5V T A = 25 o t W, PULSE WIDTH (µs) 680 675 670 X = µf K FATO 0.9 0.8 0.7 HT 665-75 -50-25 0 25 50 75 00 25 50 75 T A, AMBIENT TEMPEATUE ( o ) 0.6 0 2 4 6 8 0, SUPPLY VOLTAGE (V) FIGUE 5. H/HT22 OUTPUT PULSE WIDTH vs TEMPEATUE FIGUE 6. H/HT22 K FATO vs SUPPLY VOLTAGE 0 6 0 5 = 2V 0 6 0 5 = 4.5V t W, PULSE WIDTH (µs) 0 4 0 3 0 2 0 X = 00K X = 50K X = 0K X = 2K t W, PULSE WIDTH (µs) 0 4 0 3 0 2 0 X = 00K X = 50K X = 0K X = 2K 0. 0 0 2 0 3 0 4 0 5 0 6 0 7 0 8 0. 0 0 2 0 3 0 4 0 5 0 6 0 7 0 8 X, TIMING APAITANE (pf) X, TIMING APAITANE (pf) FIGUE 7. H22 OUTPUT PULSE WIDTH vs X FIGUE 8. H/HT22 OUTPUT PULSE WIDTH vs X 0 6 0 5 = 6V t W, PULSE WIDTH (µs) 0 4 0 3 0 2 0 X = 00K X = 50K X = 0K X = 2K 0. 0 0 2 0 3 0 4 0 5 0 6 0 7 0 8 X, TIMING APAITANE (pf) FIGUE 9. H22 OUTPUT PULSE WIDTH vs X 9