SN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY

Similar documents
SN74LS157MEL LOW POWER SCHOTTKY

SN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY

SN74LS151MEL. 8 Input Multiplexer LOW POWER SCHOTTKY

SN74LS132MEL. Quad 2 Input Schmitt Trigger NAND Gate LOW POWER SCHOTTKY

SN74LS125A, SN74LS126A. Quad 3 State Buffers LOW POWER SCHOTTKY. LS125A LS126A TRUTH TABLES ORDERING INFORMATION

SN74LS147, SN74LS Line to 4 Line and 8 Line to 3 Line Priority Encoders LOW POWER SCHOTTKY

SN74LS175MEL. Quad D Flip Flop LOW POWER SCHOTTKY

LOW POWER SCHOTTKY. ESD > 3500 Volts. GUARANTEED OPERATING RANGES ORDERING INFORMATION V CC 8 7 GND

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

SN74LS42MEL. One of Ten Decoder LOW POWER SCHOTTKY

SN74LS153D 74LS153 LOW POWER SCHOTTKY

MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger

SN74LS373, SN74LS374. Octal Transparent Latch with 3 State Outputs; Octal D Type Flip Flop with 3 State Output LOW POWER SCHOTTKY

NE522 High Speed Dual Differential Comparator/Sense Amp

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

SN74LS166MEL. 8 Bit Shift Registers LOW POWER SCHOTTKY

MC Bit Magnitude Comparator

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

NLSV2T Bit Dual-Supply Inverting Level Translator

MC74AC138, MC74ACT of 8 Decoder/Demultiplexer

74HC of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

SN74LS74AMEL LOW POWER SCHOTTKY

MC3346. General Purpose Transistor Array One Differentially Connected Pair and Three Isolated Transistor Arrays

MC74AC109, MC74ACT109. Dual JK Positive Edge Triggered Flip Flop

V N (8) V N (7) V N (6) GND (5)

MC74HC132A. Quad 2 Input NAND Gate with Schmitt Trigger Inputs. High Performance Silicon Gate CMOS

MC74VHC14. Hex Schmitt Inverter

SN74LS151D LOW POWER SCHOTTKY

SN74LS85MEL LOW POWER SCHOTTKY

LOW POWER SCHOTTKY. MARKING DIAGRAMS GUARANTEED OPERATING RANGES ORDERING INFORMATION. SN74LS37xN AWLYYWW PDIP 20 N SUFFIX CASE 738

FST Bit Bus Switch

MC74VHC132. Quad 2 Input NAND Schmitt Trigger

SN74LS138MEL LOW POWER SCHOTTKY

74FST Bit Bus Switch

LOW POWER SCHOTTKY. MODE SELECT TRUTH TABLE ORDERING INFORMATION GUARANTEED OPERATING RANGES OPERATING MODE

74AC00, 74ACT00 Quad 2-Input NAND Gate

MUR3020PTG SUR83020PTG MUR3040PTG MUR3060PTG SUR83060PTG. SWITCHMODE Power Rectifiers ULTRAFAST RECTIFIERS 30 AMPERES, VOLTS

74VHC08 Quad 2-Input AND Gate

NLSV22T244. Dual 2-Bit Dual-Supply Non-Inverting Level Translator

74HCT245. Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs. High-Performance Silicon-Gate CMOS

NDF08N50Z, NDP08N50Z. N-Channel Power MOSFET. Low ON Resistance Low Gate Charge 100% Avalanche Tested These Devices are Pb Free and are RoHS Compliant

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

BAS19LT1G, BAS20LT1G, BAS21LT1G, BAS21DW5T1G. High Voltage Switching Diode HIGH VOLTAGE SWITCHING DIODE

MC74AC259, MC74ACT Bit Addressable Latch

MC14049B, MC14050B. Hex Buffer

onlinecomponents.com

MC14584B. Hex Schmitt Trigger

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10173L AWLYYWW

74HC244 Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

Figure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT

MC14070B, MC14077B CMOS SSI. Quad Exclusive OR and NOR Gates

NGTG50N60FLWG IGBT. 50 A, 600 V V CEsat = 1.65 V

MC74HC139A. Dual 1 of 4 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

MJW18020G. NPN Silicon Power Transistors High Voltage Planar 30 AMPERES 1000 VOLTS BV CES 450 VOLTS BV CEO, 250 WATTS

MC10E171, MC100E171. 5VНECL 3-Bit 4:1 Multiplexer

74FST Bit, 4 Port Bus Exchange Switch

MC74ACT Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

The MC10107 is a triple 2 input exclusive OR/NOR gate. P D = 40 mw typ/gate (No Load) t pd = 2.8 ns typ t r, t f = 2.

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Schmitt Trigger Inputs Outputs Source/Sink 24 ma ACT132 Has TTL Compatible Inputs. ORDERING INFORMATION

MC14049B, MC14050B. Hex Buffer

NGTB30N120LWG IGBT. 30 A, 1200 V V CEsat = 1.75 V E off = 1.0 mj

NGTB40N60FLWG IGBT. 40 A, 600 V V CEsat = 1.85 V

NTJD4105C. Small Signal MOSFET. 20 V / 8.0 V, Complementary, A / A, SC 88

MC74LVX32. Quad 2-Input OR Gate. With 5 V Tolerant Inputs

NGTB25N120LWG IGBT. 25 A, 1200 V V CEsat = 1.85 V E off = 0.8 mj

NGTG25N120FL2WG. IGBT - Field Stop II. 25 A, 1200 V V CEsat = 2.0 V E off = 0.60 mj

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620

MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10161L AWLYYWW

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620

MC74LCX74. Low-Voltage CMOS Dual D-Type Flip-Flop. With 5 V Tolerant Inputs

74LS195 SN74LS195AD LOW POWER SCHOTTKY

FACT DATA 5-1 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

NL17SZ08. Single 2-Input AND Gate

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

NL17SH02. Single 2-Input NOR Gate

FACT DATA 5-1 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

NL17SHT08. 2-Input AND Gate / CMOS Logic Level Shifter

74ALVC Low Voltage 1.8/2.5/3.3 V 16 Bit Buffer. With 3.6 V Tolerant Inputs and Outputs (3 State, Non Inverting)

MC74HC138A. 1-of-8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10138L AWLYYWW

MC10E163, MC100E163. 5VНECL 2-Bit 8:1 Multiplexer

MC74VHC1GT50 Noninverting Buffer / CMOS Logic Level Shifter

74HCT32. Quad 2 Input OR Gate with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

74LCX08 Low Voltage Quad 2-Input AND Gate with 5V Tolerant Inputs

NL17SV16. Ultra-Low Voltage Buffer

MMBFJ309L, MMBFJ310L, SMMBFJ309L, SMMBFJ310L. JFET - VHF/UHF Amplifier Transistor. N Channel

NCS1002A. Constant Voltage / Constant Current Secondary Side Controller

MC74AC74, MC74ACT74. Dual D Type Positive Edge Triggered Flip Flop

2N4123, 2N4124. General Purpose Transistors. NPN Silicon. Pb Free Packages are Available* Features MAXIMUM RATINGS

MC74HCT573A/D. Octal 3-State Noninverting Transparent Latch with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

74HC245. Octal 3 State Noninverting Bus Transceiver. High Performance Silicon Gate CMOS

Is Now Part of To learn more about ON Semiconductor, please visit our website at

NGTB20N120IHRWG. 20 A, 1200 V V CEsat = 2.10 V E off = 0.45 mj

NGTB40N135IHRWG. 40 A, 1350 V V CEsat = 2.40 V E off = 1.30 mj

MC74AC161, MC74ACT161, MC74AC163, MC74ACT163. Synchronous Presettable Binary Counter

Transcription:

Quad 2 Input Multiplexer The LSTTL/ MSI is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverted) form. The LS57 can also be used to generate any four of the different functions of two variables. The LS57 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all ON Semiconductor TTL families. Schottky Process for High Speed Multifunction Capability Non-Inverting Outputs Input Clamp Diodes Limit High Speed Termination Effects Special Circuitry Ensures Glitch Free Multiplexing ESD > 3500 Volts GUARANTEED OPERATING RANGES Symbol Parameter Min Typ Max Unit V CC Supply Voltage 4.75 5.0 5.25 V T A Operating Ambient Temperature Range 0 25 70 C I OH Output Current High 0.4 ma I OL Output Current Low 8.0 ma LOW POWER SCHOTTKY PLASTIC N SUFFIX CASE 648 SOIC D SUFFIX CASE 75B SOEIAJ M SUFFIX CASE 966 ORDERING INFORMATION Device Package Shipping N Pin DIP 2000 Units/Box D SOIC 38 Units/Rail DR2 SOIC 2500/Tape & Reel M SOEIAJ See Note MEL SOEIAJ See Note. For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative. Semiconductor Components Industries, LLC, 2006 June, 2006 Rev. 9 Publication Order Number: /D

V CC E I 0c I c Z c I 0d I d Zd 5 4 3 2 0 9 NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. 2 3 4 5 6 7 8 S I 0a I a Z a I 0b I b Z b GND LOADING (Note a) PIN NAMES HIGH LOW S E I 0a I 0d I a I d Z a Z d Common Select Input Enable (Active LOW) Input Data Inputs from Source 0 Data Inputs from Source Multiplexer Outputs.0 U.L..0 U.L. 0 U.L. 0.25 U.L. 0.25 U.L. 5 U.L. NOTES: a) TTL Unit Load (U.L.) = 40 A HIGH/.6 ma LOW. Figure. Connection Diagram DIP (TOP VIEW) 5 2 3 5 6 4 3 0 EI 0a I a I 0b I b I 0c I c I 0d I d S Z a Z b Z c Z d 4 7 2 9 V CC = PIN GND = PIN 8 Figure 2. Logic Symbol 2

2 3 5 6 4 3 0 5 4 7 2 9 V CC = PIN GND = PIN 8 = PIN NUMBERS Figure 3. Logic Diagram FUNCTIONAL DESCRIPTION The LS57 is a Quad 2-Input Multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select Input (S). The Enable Input (E) is active LOW. When E is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The LS57 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are: Z a = E (I a S + I 0a S) Z b = E (I b S + I 0b S) Z c = E (I c S + I 0c S) Z d = E (I d S + I 0d S) A common use of the LS57 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select Input. A less obvious use is as a function generator. The LS57 can generate any four of the different functions of two variables with one variable common. This is useful for implementing highly irregular logic. TRUTH TABLE ENABLE SELECT INPUT INPUTS OUTPUT E S I 0 I Z H X X X L L H X L L L H X H H L L L X L L L H X H H = HIGH Voltage Level L = LOW Voltage Level X = Don t Care 3

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) Symbol Parameter Limits Min Typ Max V IH Input HIGH Voltage 2.0 V V IL Input LOW Voltage 0.8 Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for All Inputs V IK Input Clamp Diode Voltage 0.65.5 V V CC = MIN, I IN = 8 ma V OH Output HIGH Voltage 2.7 3.5 V V OL I IH I IL Output LOW Voltage Input HIGH Current I 0, I E, S I 0, I E, S Input LOW Current I 0, I E, S V CC = MIN, I OH = MAX, V IN = V IH or V IL per Truth Table 0.25 0.4 V I OL = 4.0 ma V CC = V CC MIN, V IN = V IL or V IH 0.35 0.5 V I OL = 8.0 ma per Truth Table 20 40 0. 0.2 0.4 0.8 I OS Short Circuit Current (Note 2) 20 00 ma V CC = MAX I CC Power Supply Current ma V CC = MAX 2. Not more than one output should be shorted at a time, nor for more than second. μa ma ma V CC = MAX, V IN = 2.7 V V CC = MAX, V IN = 7.0 V V CC = MAX, V IN = 0.4 V AC CHARACTERISTICS (T A = 25 C) Limits Symbol Parameter Min Typ Max Unit Test Conditions Propagation Delay Data to Output 9.0 9.0 4 4 ns Figure 2 Propagation Delay Enable to Output 3 4 20 2 ns Figure V CC = 5.0 V C L = 5 pf Propagation Delay Select to Output 5 8 23 27 ns Figure 2 AC WAVEFORMS V IN.3 V.3 V V IN.3 V.3 V V OUT.3 V.3 V V OUT.3 V.3 V Figure. Figure 2. 4

PACKAGE DIMENSIONS N SUFFIX PLASTIC PACKAGE CASE 648 08 ISSUE R H A 8 G F 9 D PL B S C K 0.25 (0.00) M T T SEATING PLANE A M J L M NOTES:. DIMENSIONING AND TOLERANCING PER ANSI Y4.5M, 982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL. INCHES MILLIMETERS DIM MIN MAX MIN MAX A 0.740 0.770 8.80 9.55 B 0.250 0.270 6.35 6.85 C 0.45 0.75 3.69 4.44 D 0.05 0.02 0.39 0.53 F 0.040 0.70.02.77 G 0.00 BSC 2.54 BSC H 0.050 BSC.27 BSC J 0.008 0.05 0.2 0.38 K 0.0 0.30 2.80 3.30 L 0.295 0.305 7.50 7.74 M 0 0 0 0 S 0.020 0.040 0.5.0 5

PACKAGE DIMENSIONS D SUFFIX PLASTIC SOIC PACKAGE CASE 75B 05 ISSUE J T SEATING PLANE 9 8 G A K B D PL 0.25 (0.00) M T B S A S P 8 PL 0.25 (0.00) M B S C M R X 45 J F NOTES:. DIMENSIONING AND TOLERANCING PER ANSI Y4.5M, 982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.5 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.27 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. MILLIMETERS INCHES DIM MIN MAX MIN MAX A 9.80 0.00 0.386 0.393 B 3.80 4.00 0.50 0.57 C.35.75 0.054 0.068 D 0.35 0.49 0.04 0.09 F 0.40.25 0.0 0.049 G.27 BSC 0.050 BSC J 0.9 0.25 0.008 0.009 K 0.0 0.25 0.004 0.009 M 0 7 0 7 P 5.80 6.20 0.229 0.244 R 0.25 0.50 0.00 0.09 6

PACKAGE DIMENSIONS M SUFFIX SOEIAJ PACKAGE CASE 966 0 ISSUE O e 9 Z b D A H E A 0.3 (0.005) M 0.0 (0.004) 8 E VIEW P M L E Q L DETAIL P c NOTES:. DIMENSIONING AND TOLERANCING PER ANSI Y4.5M, 982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.5 (0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.08). MILLIMETERS INCHES DIM MIN MAX MIN MAX A 2.05 0.08 A 0.05 0.20 0.002 0.008 b 0.35 0.50 0.04 0.020 c 0.8 0.27 0.007 0.0 D 9.90 0.50 0.390 0.43 E 5.0 5.45 0.20 0.25 e.27 BSC 0.050 BSC H E 7.40 8.20 0.29 0.323 L 0.50 0.85 0.020 0.033 L E.0.50 0.043 0.059 M 0 0 0 0 Q 0.70 0.90 0.028 0.035 Z 0.78 0.03 ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 53, Denver, Colorado 8027 USA Phone: 303 675 275 or 800 344 3860 Toll Free USA/Canada Fax: 303 675 276 or 800 344 3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800 282 9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 42 33 790 290 Japan Customer Focus Center Phone: 8 3 5773 3850 7 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative /D