INT RST TEMP RANGE PIN- PACKAGE TOP MARK PKG CODE PART. -40 C to +125 C -40 C to +125 C 16 QSOP E16-4 MAX7323AEE+ 16 TQFN-EP* 3mm x 3mm MAX7323ATE+

Similar documents
PART TEMP RANGE PIN-PACKAGE

LE Ω SECOND SOURCE BLEED RESISTORS PART. Maxim Integrated Products 1 MAX4800A MAX4802A. TQFP 7mm x 7mm ; Rev 0; 5/08 N.C. (RGND) TOP VIEW GND

Four-Channel Thermistor Temperature-to-Pulse- Width Converter

Digital Temperature Sensor and Thermal Watchdog with 2-Wire Interface

8-Channel/Dual 4-Channel, Low-Leakage, CMOS Analog Multiplexers

Maxim Integrated Products 1

Ω μ. PKG CODE M AX 5128E LA+ -40 C to +85 C 8 μdfn AAF L822-1 TEMP RANGE PIN - PA C K A G E TOP MARK PART. Maxim Integrated Products 1

TEA6422 BUS-CONTROLLED AUDIO MATRIX

4-Pin µp Voltage Monitors with Pin-Selectable Power-On Reset Timeout Delay

5 8 LED MAX6950/MAX6951 MAX6950/MAX6951 SPI TM QSPI TM MICROWIRE TM 7 LED LED 2.7V MAX LED MAX LED 16 (0-9 A-F) RAM 16 7 LED LED

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1

High-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035

3-Pin Microprocessor Reset Circuits

28V, 100mA, Low-Quiescent-Current LDO with Reset and Power-Fail Input/Output

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

MAX14753 V DD INA0 INA1 INA2 INA3 OUT INB0 INB1 INB2 INB3

MAX471/MAX472 PART TEMP. RANGE PIN-PACKAGE. MAX471EPA 0 C to +70 C

with Manual Reset and Watchdog Timer

3-Pin Microprocessor Reset Circuits

ATtiny87/ATtiny167. Appendix A - ATtiny87/ATtiny167 Automotive Specification at 150 C DATASHEET. Description

UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC

NJU BIT PARALLEL TO SERIAL CONVERTER PRELIMINARY PACKAGE OUTLINE GENERAL DESCRIPTION PIN CONFIGURATION FEATURES BLOCK DIAGRAM

MAX4636EUB -40 C to +85 C 10 µmax 1 NO1 IN1 GND. 3 x 3 THIN QFN OFF ON ON OFF SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

LOW HIGH OFF ON. Maxim Integrated Products 1

CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD. Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

Dual Ultra-Low-Voltage SOT23 µp Supervisors with Manual Reset and Watchdog Timer

ATmega16M1/32M1/32C1/64M1/64C1

74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS

μp Supervisory Circuits

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, +5 V PROGRAMMABLE LOW DROPOUT VOLTAGE REGULATOR, MONOLITHIC SILICON

MM74HC175 Quad D-Type Flip-Flop With Clear

PART MAX1666SEEE MAX1666XEEP UVO V CC REF MAX1666A/V UVA MMA WRN CGI. Maxim Integrated Products 1

PCA9654E, PCA9654EA. 8-bit I/O Expander for I 2 C Bus and SMBus with Interrupt

SC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

P4C164 ULTRA HIGH SPEED 8K X 8 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS, 6T Cell. Common Data I/O

N.C. OUT. Maxim Integrated Products 1

Precision, Micropower, Low-Dropout, High- Output-Current, SO-8 Voltage References

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

Monolithic CMOS Analog Multiplexers

Low-Cost, Micropower, Low-Dropout, High-Output-Current, SOT23 Voltage References

28V, 100mA, Low-Quiescent-Current LDO with Reset and Power-Fail Input/Output

MC10EP131, MC100EP V / 5VНECL Quad D Flip Flop with Set, Reset, and Differential Clock

3.5Ω (max) at +3V PART. MAX4733EUA -40 C to +85 C 8 µmax MAX4732. Pin Configurations/Functional Diagrams/Truth Tables TOP VIEW (BUMPS ON BOTTOM) NC1

MM74HC151 8-Channel Digital Multiplexer

MM74HC157 Quad 2-Input Multiplexer

Low Voltage 2-1 Mux, Level Translator ADG3232

USB1T20 Universal Serial Bus Transceiver

NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register

74LS195 SN74LS195AD LOW POWER SCHOTTKY

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

PYA28C16 2K X 8 EEPROM FEATURES PIN CONFIGURATIONS DESCRIPTION FUNCTIONAL BLOCK DIAGRAM. Access Times of 150, 200, 250 and 350ns

8-bit binary counter with output register; 3-state

2 Input NAND Gate L74VHC1G00

MM74HC573 3-STATE Octal D-Type Latch

TOP VIEW V L GND I/O V L GND

74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Logic Diagram. Connection Diagram. Function Table (Each Latch)

Low-Voltage Analog Temperature Sensors in SC70 and SOT23 Packages

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MAX2232/MAX2233 PART MAX2232EEE MAX2233EEE. -40 C to +85 C 16 PQSOP 16 PQSOP. -40 C to +85 C TOP VIEW MAX2232 MAX2233 PQSOP

NTE40194B Integrated Circuit CMOS, 4 Bit Bidirectional Universal Shift Register

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

TOP VIEW. Maxim Integrated Products 1

MAX TEMPCO (ppm/ C) INITIAL ERROR (mv)


Period/Frequency Output

MM74HC373 3-STATE Octal D-Type Latch

Atmel ATtiny87/ATtiny167

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

3-Pin, Low-Power μp Reset Circuits MAX6800/MAX6801/ MAX6802. Benefits and Features. General Description. Typical Operating Circuit.

SC70/µDFN, Single/Dual Low-Voltage, Low-Power µp Reset Circuits

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

with Current-Limiting Switch

MM74HC374 3-STATE Octal D-Type Flip-Flop

Ultra-Low Output Voltage, Low-Quiescent-Current Linear Regulator for High-Temperature Applications

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

32K x 8 EEPROM - 5 Volt, Byte Alterable

Preliminary Datasheet

MM74HC251 8-Channel 3-STATE Multiplexer

USB1T11A Universal Serial Bus Transceiver

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

SGM48000/1/2 High Speed, Dual Power MOSFET Drivers

MM74HC175 Quad D-Type Flip-Flop With Clear

CD4021BC 8-Stage Static Shift Register

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

UNISONIC TECHNOLOGIES CO., LTD U74HC164

3.3 V 256 K 16 CMOS SRAM

2Ω, Quad, SPST, CMOS Analog Switches

3.3 V 64K X 16 CMOS SRAM

NTE74177 Integrated Circuit TTL 35Mhz Presettable Binary Counter/Latch

Dual High-Speed 1.5A MOSFET Drivers

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

RT9403. I 2 C Programmable High Precision Reference Voltage Generator. Features. General Description. Ordering Information.

SGM8707 Micro-Power, CMOS Input, RRIO, 1.4V, Push-Pull Output Comparator

74LS165 8-Bit Parallel In/Serial Output Shift Registers

Transcription:

19-3806; Rev 1; 7/07 INT RST Ω μ PART MAX7323AEE+ MAX7323ATE+ * TEMP RANGE -40 C to +125 C -40 C to +125 C PIN- PACKAGE TOP MARK PKG CODE 16 QSOP E16-4 16 TQFN-EP* 3mm x 3mm ADE T1633-4 PART INPUTS INTERRUPT MASK OPEN- DRAIN OUTPUTS PUSH-PULL OUTPUTS μc RST INT RST INT AD0 AD2 3.3V V+ MAX7323 GND O7 O6 P5 P4 P3 P2 O1 O0 0.047μF OUTPUT OUTPUT I/O I/O I/O I/O OUTPUT OUTPUT MAX7319 8 Yes MAX7320 8 MAX7321 Up to 8 Up to 8 MAX7322 4 Yes 4 MAX7323 Up to 4 Up to 4 4 MAX7328 Up to 8 Up to 8 MAX7329 Up to 8 Up to 8 Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS (All voltages referenced to GND.) Supply Voltage V+...-0.3V to +6V,, AD0, AD2, RST, INT, P2 P5...-0.3V to +6V O0, O1, O6, O7...-0.3 to (V+ + 0.3V) O0, O1, O6, O7 Output Current...±25mA P2 P5 Sink Current...±25mA Sink Current... 10mA INT Sink Current...10mA Total V+ Current...50mA Total GND Current...100mA Continuous Power Dissipation (T A = +70 C) 16-Pin QSOP (derate 8.3mW/ C above +70 C)...667mW 16-Pin TQFN (derate 15.6mW/ C above +70 C)...1250mW Operating Temperature Range...-40 C to +125 C Junction Temperature...+150 C Storage Temperature Range...-65 C to +150 C Lead Temperature (soldering, 10s)...+300 C Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ELECTRICAL CHARACTERISTICS (V+ = +1.71V to +5.5V, T A = -40 C to +125 C, unless otherwise noted. Typical values are at V+ = +3.3V, T A = +25 C.) (Note 1) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Operating Supply Voltage V+ 1.71 5.50 V Power-On Reset Voltage V POR V+ falling 1.6 V Standby Current (Interface Idle) I STB and and other digital inputs at V+ 0.6 1.5 μa Supply Current (Interface Running) I+ f = 400kHz; other digital inputs at V+ 23 55 μa Input High Voltage,, AD0, AD2, RST, P2 P5 Input Low Voltage,, AD0, AD2, RST, P2 P5 Input Leakage Current,, AD0, AD2, RST, P2 P5 Input Capacitance,, AD0, AD2, RST, P2 P5 Output Low Voltage O0, O1, O6, O7, P2 P5 Output High Voltage O0, O1, O6, O7 Output Low Voltage Output Low Voltage INT V+ 1.8V 0.8 x V+ V IH V+ 1.8 0.7 x V+ V+ 1.8V 0.2 x V+ V IL V+ 1.8V 0.3 x V+ I IH, I IL V OL V OH,, AD0, AD2, RST, P2 P5 at V+ or GND, internal pullup disabled -0.2 +0.2 μa V V 10 pf V+ = +1.71V, I SINK = 5mA 105 180 V+ = +2.5V, I SINK = 10mA 131 240 V+ = +3.3V, I SINK = 15mA 154 290 V+ = +5V, I SINK = 20mA 160 310 V+ = +1.71V, I SOURCE = 2mA V+ - 250 V + - 30 V+ = +2.5V, I SOURCE = 5mA V+ - 360 V + - 70 V+ = +3.3V, I SOURCE = 5mA V+ - 260 V + - 100 V+ = +5V, I SOURCE = 10mA V+ - 350 V + - 120 V OL I SINK = 6mA 250 mv V OLINT I SINK = 5mA 130 250 mv Port Input Pullup Resistor R PU 25 40 55 kω mv mv 2

PORT AND INTERRUPT INT TIMING CHARACTERISTICS (V+ = +1.71V to +5.5V, T A = -40 C to +125 C, unless otherwise noted. Typical values are at V+ = +3.3V, T A = +25 C.) (Note 1) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Port Output Data Valid t PPV C L 100pF 4 μs Port Input Setup Time t PSU C L 100pF 0 μs Port Input Hold Time t PH C L 100pF 4 μs INT Input Data Valid Time t IV C L 100pF 4 μs INT Reset Delay Time from STOP t IP C L 100pF 4 μs INT Reset Delay Time from Acknowledge t IR C L 100pF 4 μs TIMING CHARACTERISTICS (V+ = +1.71V to +5.5V, T A = -40 C to +125 C, unless otherwise noted. Typical values are at V+ = +3.3V, T A = +25 C.) (Note 1) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Serial-Clock Frequency f 400 khz Bus Free Time Between a STOP and a START Condition t BUF 1.3 μs Hold Time (Repeated) START Condition Repeated START Condition Setup Time t HD, STA 0.6 μs t SU, STA 0.6 μs STOP Condition Setup Time t SU, STO 0.6 μs Data Hold Time t HD, DAT (Note 2) 0.9 μs Data Setup Time t SU, DAT 100 ns Clock Low Period t LOW 1.3 μs Clock High Period t HIGH 0.7 μs Rise Time of Both and Signals, Receiving t R (Notes 3, 4) 20 + 0.1C b 300 ns Fall Time of Both and Signals, Receiving t F (Notes 3, 4) 20 + 0.1C b 300 ns Fall Time of, Transmitting t F,TX (Notes 3, 4) 20 + 0.1C b 250 ns Pulse Width of Spike Suppressed t SP (Note 5) 50 ns Capacitive Load for Each Bus Line C b (Note 3) 400 pf RST Pulse Width t W 500 ns RST Rising to START Condition Setup Time t RST 1 μs Note 1: All parameters tested at T A = +25 C. Specifications over temperature are guaranteed by design. Note 2: A master device must provide a hold time of at least 300ns for the signal (referred to V IL of the signal) in order to bridge the undefined region of s falling edge. Note 3: Guaranteed by design. Note 4: C b = total capacitance of one bus line in pf. t R and t F measured between 0.3 x V+ and 0.7 x V+ with I SINK 6mA. Note 5: Input filters on the and inputs suppress noise spikes less than 50ns. 3

(T A = +25 C, unless otherwise noted.) STANDBY CURRENT (μa) 2.0 1.8 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 STANDBY CURRENT vs. TEMPERATURE V+ = +2.5V V+ = +3.3V -40-25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE ( C) f = 0kHz V+ = +5.0V V+ = +1.71V MAX7323 toc01 SUPPLY CURRENT (μa) 60 50 40 30 20 10 0 SUPPLY CURRENT vs. TEMPERATURE V+ = +2.5V V+ = +3.3V V+ = +1.71V -40-25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE ( C) f = 400kHz V+ = +5.0V MAX7323 toc02 OUTPUT VOLTAGE LOW (V) 0.40 0.35 0.30 0.25 0.20 0.15 0.10 V+ = +3.3V I SINK = 15mA OUTPUT VOLTAGE LOW vs. TEMPERATURE V+ = +5.0V I SINK = 20mA V+ = +2.5V I SINK = 10mA 0.05 V+ = +1.71V I SINK = 5mA 0-40 -25-10 5 20 35 50 65 80 95 110 125 TEMPERATURE ( C) MAX7323 toc03 OUTPUT VOLTAGE HIGH (V) 6 5 4 3 2 1 OUTPUT VOLTAGE HIGH vs. TEMPERATURE V+ = +3.3V I SOURCE = 15mA V+ = +1.71V I SOURCE = 2mA V+ = +5.0V I SOURCE = 20mA V+ = +2.5V I SOURCE = 5mA 0-40 -25-10 5 20 35 50 65 80 95 110 125 TEMPERATURE ( C) MAX7323 toc04 QSOP TQFN 1, 3 15, 1 AD0, AD2 2 16 RST 4, 5, 11, 12 2, 3, 9, 10 O0, O1, O6, O7 6, 7, 9, 10 4, 5, 7, 8 P2 P5 8 6 GND 13 11 INT 14 12 15 13 16 14 V+ EP EP RST INT μ 4

RST PART I 2 C SLAVE ADDRESS INPUTS INPUT INTERRUPT MASK OPEN- DRAIN OUTPUTS PUSH- PULL OUTPUTS APPLICATION 8-PORT EXPANDERS Input-only versions: 8 input ports with programmable latching transition detection interrupt and selectable pullups. MAX7319 110xxxx 8 Yes MAX7320 101xxxx 8 MAX7321 110xxxx Up to 8 Up to 8 MAX7322 110xxxx 4 Yes 4 Offers maximum versatility for automatic input monitoring. An interrupt mask selects which inputs cause an interrupt on transitions, and transition flags identify which inputs have changed (even momentarily) since the ports were last read. Output-only versions: 8 push-pull outputs with selectable power-up default levels. Push-pull outputs offer faster rise time than opendrain outputs, and require no pullup resistors. I/O versions: 8 open-drain I/O ports with latching transition detection interrupt and selectable pullups. Open-drain outputs can level shift the logic-high state to a higher or lower voltage than V+ using external pullup resistors. Any port can be used as an input by setting the open-drain output to logic-high. Transition flags identify which inputs have changed (even momentarily) since the ports were last read. 4 input-only, 4 output-only versions: 4 input ports with programmable latching transition detection interrupt and selectable pullups; 4 push-pull outputs with selectable power-up default levels. 5

PART I 2 C SLAVE ADDRESS INPUTS INPUT INTERRUPT MASK OPEN- DRAIN OUTPUTS PUSH- PULL OUTPUTS MAX7323 110xxxx Up to 4 Up to 4 4 MAX7328 MAX7329 0100xxx 0111xxx Up to 8 Up to 8 APPLICATION 4 I/O, 4 output-only versions: 4 open-drain I/O ports with latching transition detection interrupt and selectable pullups. 4 push-pull outputs with selectable power-up default levels. 8 open-drain I/O ports with nonlatching transition detection interrupt and pullups on all ports. All ports power up as inputs (or logic-high outputs). Any port can be used as an input by setting the open-drain output to logic-high. 16-PORT EXPANDERS MAX7324 8 Yes 8 Software equivalent to a MAX7320 plus a MAX7319. MAX7325 101xxxx Up to 8 Up to 8 8 Software equivalent to a MAX7320 plus a MAX7321. and MAX7326 4 Yes 12 Software equivalent to a MAX7320 plus a MAX7322. 110xxxx MAX7327 Up to 4 Up to 4 12 Software equivalent to a MAX7320 plus a MAX7323. INT INT INT RST INT 6

PART I 2 C SLAVE ADDRESS INPUTS INTERRUPT MASK OPEN- DRAIN OUTPUTS PUSH- PULL OUTPUTS MAX7319 110xxxx 8 Yes MAX7320 101xxxx 8 MAX7321 110xxxx Up to 8 Up to 8 MAX7322 110xxxx 4 Yes 4 I 2 C DATA WRITE <I7 I0 interrupt mask> <O7 O0 port outputs> <P7 P0 port outputs> <O7, O6 outputs, I5 I2 interrupt mask, O1, O0 outputs> MAX7323 110xxxx Up to 4 Up to 4 4 <port outputs> MAX7328 0100xxx Up to 8 Up to 8 MAX7329 0111xxx Up to 8 Up to 8 <P7 P0 port outputs> <P7 P0 port outputs> I 2 C DATA READ <I7 I0 port inputs> <I7 I0 transition flags> <O7-O0 port inputs> <P7 P0 port inputs> <P7 P0 transition flags> <O7, O6, I5 I2, O1, O0 port inputs> <0, 0, I5 I2 transition flags, 0, 0> <O7, O6, P5 P2, O1, O0 port inputs> <0, 0, P5 P2 transition flags, 0, 0> <P7 P0 port inputs> <P7 P0 port inputs> 7

PIN CONNECTION DEVICE ADDRESS OUTPUTS POWER-UP DEFAULT 40kΩ INPUT PULLUPS ENABLED AD2 AD0 A6 A5 A4 A3 A2 A1 A0 O7 O6 P5 P4 P3 P2 O1 O0 O7 O6 P5 P4 P3 P2 O1 O0 GND 1 1 0 0 0 0 0 1 1 1 1 0 0 0 0 Y Y V+ 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 Y Y Y Y 1 1 0 0 0 1 0 1 1 1 1 1 1 1 1 Y Y Y Y 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 Y Y Y Y GND 1 1 0 0 1 0 0 1 1 1 1 0 0 0 0 Y Y V+ 1 1 0 0 1 0 1 1 1 1 1 1 1 1 1 Y Y Y Y 1 1 0 0 1 1 0 1 1 1 1 1 1 1 1 Y Y Y Y 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 Y Y Y Y GND GND 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 GND V+ 1 1 0 1 0 0 1 0 0 0 0 1 1 1 1 Y Y GND 1 1 0 1 0 1 0 0 0 0 0 1 1 1 1 Y Y GND 1 1 0 1 0 1 1 0 0 0 0 1 1 1 1 Y Y V+ GND 1 1 0 1 1 0 0 1 1 1 1 0 0 0 0 Y Y V+ V+ 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 Y Y Y Y V+ 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 Y Y Y Y V+ 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 Pullups are not enabled for push-pull outputs. Y Y Y Y Pullups are not enabled for push-pull outputs. INT INT INT INT INT INT 8

t LOW t SU,DAT t HIGH t HD,DAT t SU,STA t HD,STA t SU,STO t BUF t HD,STA t R t F START CONDITION REPEATED START CONDITION STOP CONDITION START CONDITION Ω Ω W S START CONDITION STOP CONDITION W P 9

INT INT W INT BY TRANSMITTER BY RECEIVER DATA LINE STABLE; DATA VALID START CONDITION S CHANGE OF DATA ALLOWED CLOCK PULSE FOR ACKNOWLEDGMENT 1 2 8 9 INT INT INT INT 10

. 1 1 A3 A2 A1 A0 0 R/W MSB LSB ACK PORT I/O P7 P6 P5 P4 P3 DATA P2 P1 P0 S 1 1 0 MAX7321 SLAVE ADDRESS 1 A D7 D6 D5 D4 D3 D2 D1 D0 N P R/W PORT SNAPSHOT PORT SNAPSHOT t PH PORT I/O t IV t IR t PSU tip INT OUTPUT INT REMAINS HIGH UNTIL STOP CONDITION PORT I/O INTERRUPT FLAGS O7 O6 P5 P4 P3 P2 O1 O0 0 0 F5 F4 F3 F2 0 0 S 1 1 0 MAX7321 SLAVE ADDRESS 1 A D7 D6 D5 D4 D3 D2 D1 D0 A D7 D6 D5 D4 D3 D2 D1 D0 N P R/W PORT SNAPSHOT PORT SNAPSHOT PORT SNAPSHOT PORTS t PH t IV INT OUTPUT t IR t PSU INT REMAINS HIGH UNTIL STOP CONDITION S = START CONDITION P = STOP CONDITION SHADED = SLAVE TRANSMISSION A = ACKNOWLEDGE N = NOT ACKNOWLEDGE t IP 11

1 2 3 4 5 6 7 8 SLAVE ADDRESS S 0 START CONDITION R/W DATA TO PORT DATA TO PORT A DATA 1 A DATA 2 A INTERNAL WRITE TO PORT t PV t PV DATA OUT FROM PORT DATA 1 VALID DATA 2 VALID t PV t PV S = START CONDITION P = STOP CONDITION SHADED = SLAVE TRANSMISSION N = NOT ACKNOWLEDGE W INT RST INT Ω Ω Ω Ω 12

AD0 AD2 INPUT FILTER I 2 C CONTROL I/O PORTS O0 O1 P2 P3 P4 P5 O6 O7 RST POWER- ON RESET INT MAX7323 R LED = (V SUPPLY - V LED - V OL ) / I LED Ω R LED = (5-2.2-0.07) / 0.010 = 270Ω MAX7323 OUTPUT V+ PULLUP ENABLE INPUT V+ V+ V+ 40kΩ MAX7323 D PORTS O0, O1, O6, O7 PORTS P2 P5 OUTPUT G S 13

μ + AD0 1 16 V+ RST AD2 O0 O1 P2 P3 GND 2 3 4 5 6 7 8 MAX7323 15 14 13 12 11 10 9 INT O7 O6 P5 P4 QSOP TOP VIEW 13 V+ 14 MAX7323 AD0 RST 15 16 + *EP 1 2 3 AD2 O0 INT O7 O6 12 11 10 9 O1 P2 8 P5 7 P4 6 GND 5 P3 4 TQFN *EXPOSED PADDLE, CONNECTED TO GND 14

( www.maxim-ic.com.cn/packages ) QSOP.EPS 15

( www.maxim-ic.com.cn/packages ) MARKING D D/2 E/2 E AAAA C L (ND - 1) X e e (NE - 1) X e D2/2 D2 12x16L QFN THIN.EPS LC k L E2/2 b 0.10 M C A B E2 0.10 C 0.08 C A A2 A1 L C L C L L e e PACKAGE OUTLINE 8, 12, 16L THIN QFN, 3x3x0.8mm 1 21-0136 I 2 16

PKG REF. A b D E e L N ND NE A1 A2 k 12L 3x3 MIN. NOM. MAX. 0.70 0.75 0.80 0.20 2.90 0.25 3.00 0.30 3.10 2.90 0.50 BSC. 0.45 0.55 0.65 0 3.00 12 3 3.10 3 0.02 0.05 0.20 REF 0.25 - - 16L 3x3 MIN. NOM. MAX. 0.70 0.75 0.80 0.20 2.90 0.25 3.00 0.30 3.10 2.90 0.50 BSC. 0.30 0.40 0.50 0 3.00 16 4 4 0.02 0.05 0.20 REF 0.25 - - ( www.maxim-ic.com.cn/packages ) 8L 3x3 MIN. NOM. MAX. 0.70 0.75 0.80 0.25 0.30 0.35 2.90 3.00 3.10 2.90 3.00 3.10 0.65 BSC. 0.35 0.55 0.75 8 2 2 0 0.02 0.05 0.20 REF 0.25 - - 3.10 PKG. CODES MIN. EXPOSED PAD VARIATIONS D2 NOM. MAX. MIN. NOM. MAX. T1233-1 0.95 1.10 1.25 0.95 1.10 1.25 0.35 x 45 WEED-1 T1233-3 0.95 1.10 1.25 0.95 1.10 1.25 0.35 x 45 WEED-1 T1233-4 0.95 T1633F-3 0.65 T1633-4 0.95 1.10 1.25 E2 0.80 0.95 0.65 0.80 1.10 1.25 0.95 1.10 PIN ID 0.95 1.10 1.25 0.35 x 45 JEDEC TQ833-1 0.25 0.70 1.25 0.25 0.70 1.25 0.35 x 45 WEEC WEED-1 T1633-2 0.95 1.10 1.25 0.95 1.10 1.25 0.35 x 45 WEED-2 0.95 0.225 x 45 WEED-2 T1633FH-3 0.65 0.80 0.95 0.65 0.80 0.95 0.225 x 45 WEED-2 1.25 0.35 x 45 WEED-2 T1633-5 0.95 1.10 1.25 0.95 1.10 1.25 0.35 x 45 WEED-2 NOTES: 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES. 3. N IS THE TOTAL NUMBER OF TERMINALS. 4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE. 5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP. 6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION. 8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. 9. DRAWING CONFORMS TO JEDEC MO220 REVISION C. 10. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY. 11. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY. 12. WARPAGE NOT TO EXCEED 0.10mm. PACKAGE OUTLINE 8, 12, 16L THIN QFN, 3x3x0.8mm 2 21-0136 I 2 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 17 2007 Maxim Integrated Products