Digital Control System

Similar documents
into a discrete time function. Recall that the table of Laplace/z-transforms is constructed by (i) selecting to get

Lecture 4. Chapter 11 Nise. Controller Design via Frequency Response. G. Hovland 2004

Digital Control System

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

Control Systems Engineering ( Chapter 7. Steady-State Errors ) Prof. Kwang-Chun Ho Tel: Fax:

Root Locus Contents. Root locus, sketching algorithm. Root locus, examples. Root locus, proofs. Root locus, control examples

Lecture 10 Filtering: Applied Concepts

Design of Digital Filters

Module 4: Time Response of discrete time systems Lecture Note 1

Solutions. Digital Control Systems ( ) 120 minutes examination time + 15 minutes reading time at the beginning of the exam

ME 375 FINAL EXAM Wednesday, May 6, 2009

Lecture 8. PID control. Industrial process control ( today) PID control. Insights about PID actions

ME 375 FINAL EXAM SOLUTIONS Friday December 17, 2004

Design By Emulation (Indirect Method)

MODERN CONTROL SYSTEMS

CHAPTER 4 DESIGN OF STATE FEEDBACK CONTROLLERS AND STATE OBSERVERS USING REDUCED ORDER MODEL

Wolfgang Hofle. CERN CAS Darmstadt, October W. Hofle feedback systems

EE Control Systems LECTURE 14

5.5 Application of Frequency Response: Signal Filters

Homework 12 Solution - AME30315, Spring 2013

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

MM1: Basic Concept (I): System and its Variables

Question 1 Equivalent Circuits

ME2142/ME2142E Feedback Control Systems

DYNAMIC MODELS FOR CONTROLLER DESIGN

Massachusetts Institute of Technology Dynamics and Control II

Chapter 7. Root Locus Analysis

Lecture #9 Continuous time filter

Chapter 13. Root Locus Introduction

376 CHAPTER 6. THE FREQUENCY-RESPONSE DESIGN METHOD. D(s) = we get the compensated system with :

Root Locus Diagram. Root loci: The portion of root locus when k assume positive values: that is 0

EE 4443/5329. LAB 3: Control of Industrial Systems. Simulation and Hardware Control (PID Design) The Inverted Pendulum. (ECP Systems-Model: 505)

Given the following circuit with unknown initial capacitor voltage v(0): X(s) Immediately, we know that the transfer function H(s) is

Properties of Z-transform Transform 1 Linearity a

MAHALAKSHMI ENGINEERING COLLEGE-TRICHY

Lecture 5 Introduction to control

Feedback Control Systems (FCS)

Gain and Phase Margins Based Delay Dependent Stability Analysis of Two- Area LFC System with Communication Delays

NAME (pinyin/italian)... MATRICULATION NUMBER... SIGNATURE

Chapter 2 Sampling and Quantization. In order to investigate sampling and quantization, the difference between analog

Lecture 8 - SISO Loop Design

Roadmap for Discrete-Time Signal Processing

An estimation approach for autotuning of event-based PI control systems

EE/ME/AE324: Dynamical Systems. Chapter 8: Transfer Function Analysis

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

SKEE 3143 CONTROL SYSTEM DESIGN. CHAPTER 3 Compensator Design Using the Bode Plot

S_LOOP: SINGLE-LOOP FEEDBACK CONTROL SYSTEM ANALYSIS

Control Systems Analysis and Design by the Root-Locus Method

Mathematical modeling of control systems. Laith Batarseh. Mathematical modeling of control systems

G(s) = 1 s by hand for! = 1, 2, 5, 10, 20, 50, and 100 rad/sec.

EE Control Systems LECTURE 6

A Simple Approach to Synthesizing Naïve Quantized Control for Reference Tracking

The state variable description of an LTI system is given by 3 1O. Statement for Linked Answer Questions 3 and 4 :

Chapter 2: Problem Solutions

Chapter 4 Interconnection of LTI Systems

Spring 2014 EE 445S Real-Time Digital Signal Processing Laboratory. Homework #0 Solutions on Review of Signals and Systems Material

March 18, 2014 Academic Year 2013/14

SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. Solutions to Assignment 3 February 2005.

THE PARAMETERIZATION OF ALL TWO-DEGREES-OF-FREEDOM SEMISTRONGLY STABILIZING CONTROLLERS. Tatsuya Hoshikawa, Kou Yamada and Yuko Tatsumi

Function and Impulse Response

FRTN10 Exercise 3. Specifications and Disturbance Models

Automatic Control Systems. Part III: Root Locus Technique

SAMPLING. Sampling is the acquisition of a continuous signal at discrete time intervals and is a fundamental concept in real-time signal processing.

CHAPTER 8 OBSERVER BASED REDUCED ORDER CONTROLLER DESIGN FOR LARGE SCALE LINEAR DISCRETE-TIME CONTROL SYSTEMS

CHEAP CONTROL PERFORMANCE LIMITATIONS OF INPUT CONSTRAINED LINEAR SYSTEMS

MAE140 Linear Circuits Fall 2012 Final, December 13th

Analysis of Stability &

The Root Locus Method

( 1) EE 313 Linear Signals & Systems (Fall 2018) Solution Set for Homework #10 on Laplace Transforms

Linearteam tech paper. The analysis of fourth-order state variable filter and it s application to Linkwitz- Riley filters

Part A: Signal Processing. Professor E. Ambikairajah UNSW, Australia

RaneNote BESSEL FILTER CROSSOVER

Stability Criterion Routh Hurwitz

6.447 rad/sec and ln (% OS /100) tan Thus pc. the testing point is s 3.33 j5.519

Bogoliubov Transformation in Classical Mechanics

MEM 355 Performance Enhancement of Dynamical Systems Root Locus Analysis

CONTROL SYSTEMS. Chapter 5 : Root Locus Diagram. GATE Objective & Numerical Type Solutions. The transfer function of a closed loop system is

HOMEWORK ASSIGNMENT #2

Chapter 10. Closed-Loop Control Systems

Chapter 9: Controller design. Controller design. Controller design

ME 375 EXAM #1 Tuesday February 21, 2006

1 Routh Array: 15 points

A Simplified Methodology for the Synthesis of Adaptive Flight Control Systems

Linear System Fundamentals

Chapter 4: Applications of Fourier Representations. Chih-Wei Liu

LRA DSP. Multi-Rate DSP. Applications: Oversampling, Undersampling, Quadrature Mirror Filters. Professor L R Arnaut 1

55:041 Electronic Circuits

Multivariable Control Systems

FUNDAMENTALS OF POWER SYSTEMS

Chapter #4 EEE8013. Linear Controller Design and State Space Analysis. Design of control system in state space using Matlab

Correction for Simple System Example and Notes on Laplace Transforms / Deviation Variables ECHE 550 Fall 2002

CONTROL SYSTEMS. Chapter 2 : Block Diagram & Signal Flow Graphs GATE Objective & Numerical Type Questions

The Measurement of DC Voltage Signal Using the UTI

Data Converters. Introduction. Overview. The ideal data converter. Sampling. x t x nt x t t nt

SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. R 4 := 100 kohm

PI control system design for Electromagnetic Molding Machine based on Linear Programing

Analysis and Design of a Third Order Phase-Lock Loop

ECE 3510 Root Locus Design Examples. PI To eliminate steady-state error (for constant inputs) & perfect rejection of constant disturbances

Advanced D-Partitioning Analysis and its Comparison with the Kharitonov s Theorem Assessment

LOAD FREQUENCY CONTROL OF MULTI AREA INTERCONNECTED SYSTEM WITH TCPS AND DIVERSE SOURCES OF POWER GENERATION

Transcription:

Digital Control Sytem - A D D A Micro ADC DAC Proceor Correction Element Proce Clock Meaurement A: Analog D: Digital

Continuou Controller and Digital Control Rt - c Plant yt Continuou Controller Digital Controller rt A/D - Digital Controller rkt D/A and Hold pt Plant yt mkt D/A mt

Application of Automatic Computer Controlled Sytem Machine Tool Metal Working Procee Chemical Procee Aircraft Control Automobile Traffic Control Automobile Air-Fuel Ratio Digital Control Improve Senitivity to Signal Noie. 3

Digital Control Sytem A digital computer may erve a a compenator or controller in a feedback control ytem. Since the computer receive data only at pecific interval, it i neceary to develop a method for decribing and analying the performance of computer control ytem. The computer ytem ue data ampled at precribed interval, reulting in a erie of ignal. Thee time erie, called ampled data, can be tranformed to the -domain, and then to the -domain by the relation e t. Aume that all number that enter or leave the computer ha the ame fixed period T, called the ampling period. A ampler i baically a witch that cloe every T econd for one intant of time. 4

Sampler rt Continuou r*t Sampled Zero-order Hold o Pt rkt 0 T T 3T r3t rt rt 4T r4t 0 e T T e T T 3T 4T 5

Analog to Digital Converion: Sampling An input ignal i converted from continuo-varying phyical value e.g. preure in air, or frequency or wavelength of light, by ome electro-mechanical device into a continuouly varying electrical ignal. Thi ignal ha a range of amplitude, and a range of frequencie that can preent. Thi continuouly varying electrical ignal may then be converted to a equence of digital value, called ample, by ome analog to digital converion circuit. There are two factor which determine the accuracy with which the digital equence of value capture the original continuou ignal: the maximum rate at which we ample, and the number of bit ued in each ample. Thi latter value i known a the quantiation level 6

Zero-Order Hold The Zero-Order Hold block ample and hold it input for the pecified ample period. The block accept one input and generate one output, both of which can be calar or vector. If the input i a vector, all element of the vector are held for the ame ample period. Thi device provide a mechanim for dicretiing one or more ignal in time, or reampling the ignal at a different rate. The ample rate of the Zero-Order Hold mut be et to that of the lower block. For low-to-fat tranition, ue the Unit Delay block. 7

The -Tranform The -Tranform i ued to take dicrete time domain ignal into a complexvariable frequency domain. It play a imilar role to the one the Laplace tranform doe in the continuou time domain. The -tranform open up new way of olving problem and deigning dicrete domain application. The - tranform convert a dicrete time domain ignal, which i a equence of real number, into a complex frequency domain repreentation. For a ignal t I{ r * t} Z{ r t} Z{ r * t} Z{ f r * t t} r kt δ t kt k 0 0, Uing the Laplace tranform, we have U r kt e k 0 F e T k 0 r kt k 0 kt f kt k k 8

9 Tranfer Function of Open-Loop Sytem Zero-order Hold o Proce rt T r*t 0.3678.3678 0.644 0.3678 fraction : Expanding into partial * ; e e R Y e t t p o p t o

0 Cloed-Loop Feedback Sampled-Data Sytem rt R E Y Y D D T R Y R E Y Y D

Now Let u Continue with the Cloed-Loop Sytem for the Same Problem 5 4 3 3.47.4.4 0.3678 0.63.63 0.644 0.3678 0.63 0.644 0.3678 : unit tep input Aume an a 0.63 0.644 0.3678 Y Y R R Y

Stability Analyi in the -Plane A linear continuou feedback control ytem i table if all pole of the cloed-loop tranfer function T lie in the left half of the -plane. In the left-hand -plane, σ <0; therefore, the related magnitude of varie between 0 and. Accordingly the imaginary axi of the -plane correpond to the unit circle in the -plane, and the inide of the unit circle correpond to the left half of the -plane. A ampled ytem i table if all the pole of the cloed-loop tranfer function T lie within the unit circle of the -plane. e T e σ jω T e σt ωt

Example 3.5: Stability of a cloed-loop ytem rt o p Yt K K0.3678 0.644 K a b p ;.3678 0.3678 a a The pole of the loed - loop tranfer function t are the root of the equation [ ] 0 : a a Ka Kb 0 K ; 0.63 0.5 j0.68 0.5 j0.68 0 The ytem i table becaue the root lie within the unit circle, When K 0.30 3.0.5 j.95.5 j.95 untable Thi ytem i table for :0 K.39 Second - order ampled ytem i untable for increaed gain where the continuou i table for all value of gain. 3

Deign Procedure Start with continuou ytem. Add ampled-data ytem element. Choe ample period, uually mall but not too mall. Ue ampling period T / 0 f B, where f B ω B / π where ω B i the bandwidth of the cloed-loop ytem. Digitie control law. Check performance uing dicrete model or SIMULINK. 4

Start with a Continuou Deign; D may be given a an exiting deign or by uing root locu or bode deign. E rt R D Y Y 5

Add Sample Neceary for Digital Control Tranform D to D: We will obtain a dicrete ytem with a imilar behavior to the continuou one. Include D/A converter, uually a ero-order-device. Include A/D converter modeled a an ideal ampler. And an antialiaing filter, a low pa filter, unity gain filter with a harp cutoff frequency. Choe a ample frequency ω B baed on the cloed-loop bandwidth of the continuou ytem. 6

7 Cloed-Loop Sytem with Digital Computer Compenation b a K B A C e B e A D Z B A C D b a K D D K r r k D T p D E U D D T R Y bt at c c ; ; ; } { ; ; 0.40 0.789 0.5 ; 0.40 0.789.359. and 0.3678 and have the two parameter at We cancer the pole of 0.3678 we elect If ; 0.3678 0.789 0.3678 ; when plant ero - order hold and a Conider the econd order ytem with a the computer i tranfer function of The

Compenation Network 0.3; page 557 The compenation network, c i cacaded with the unalterable proce in order to provide a uitable loop tranfer function c H. Compenation R - c Y jω H c c K p K i N j Firt order compenator When p, the network i called a phae - lead network M p i i -p - 8 σ

Cloed-Loop Sytem with Digital Computer Compenation There are two method of compenator deign: the c -to-d converion method, and the root locu -plane method. The c -to-d converion method A a c K Firt - Order Compenator b A D C Digital Controller B Z{ c } D - tranform at ; bt a e B e ; C K when b A B 0 9

Example 3.7: Deign to meet a phae margin pecification a p phae margin of 740. We will attempt to deign c o that we achieve 0.5 Uing the Bode diagram of Baed on 0.4, we find that the required pole - ero ratio i α 6.5 Eq 0.8. ωc ab o 45 with a croover frequeny ωc 5 rad/ Fig 0.0., we find that the phae margin i o p Eq0.4. ee page 587, a 50 b 3; c K 50 3 We elect K in order to yield c jω when ω ωc 5 rad/.then K 5.6. Now the compenator c i to be realied by D.Set T 0.00econd. We have 0.05-0.3 4.85 0.95 A e 0.95, B e 0.73, and C 4.85; D 0.73 and 0

The Root Locu of Digital Control Sytem R - D Zero Order hold K p Y 4. Y K D ; R K D Plot the root locu for the characteritic equation of. The root locu lie on a ection of K D 0 or K D 0 Characteritic equation. The root locu tart at the pole and progree to the ero. the real axi to the left of 3. The root locu i ymmetrical with repect to the horiontal real axi. K D the ampled ytem a K varie. an odd number of and K D 80 o ± k360 o pole and ero.

Untable Root Locu of a Second Order Sytem K increaing Im {} Root locu Unit circle One ero At - Re {} -3 - - 0 pole at K K Let σ and olve for K 0 K σ σ df σ dσ 0; σ F σ 3; σ

Deign of a Digital Controller In order to achieve a pecified repone utiliing a Ue - a to cancel one pole at that lie on the poitive real axi Select - b o that the locu of at a we will elect a of a et of controller the - plane. the compenated ytem will give complex root D root locu method, a b deired point within the unit circle on the - plane. 3

Example 3.9: Deign of a digital compenator Let u deign a compenator D that will reult in a table ytem when p If i a decribed in Example3.8. a With D, we have untable ytem.select D b K a K D b we elect a and b we have K D k 0. Uing the equation for F σ, we obtain the entry point a 0., The root locu i on the unit circle at Thu the ytem i table for K 0.8. K 0.8. -.56. 4

If the ytem performance were inadequate, we would improve the root locu by electing a and b K D K 0.98-0.98 o that K Then the root locu would lie on the real axi of the - plane. When K, the root of the characteritic equation i at the origin. 5

Im{} K increaing K0.8 Unit circle Re{} Entry point at -.56-0. Root locu 6

P3.0 p ; T 0.; D K 0 0.0037 0.006 a The tranfer function D K.368 0.3679 0.0037 0.006 b The cloed - loop ytem characteritic equation i K 0.368 0.3679 c Uing root locu method, maximum value of K i 39. d Uing Figure3.9 for T/τ and maximum overhoot of 0.3, we find K 75. 0.759 0.98 e When K 75; T.09 0.566 f When K 9.5, the pole are 0.464± j0.6843. The overhoot i 0.55. 7

for a ramp input are PO b Ue d Ue to D method T ; C to D method T ; C P3. a a c K b By uing Bode Plot, we may elect a 0.7, b The compenated ytem overhoot and afety - tate tracking error A e A e A e A e at 0.007 at 0.07 c ; B e c 0.934; B e ; B e bt bt 0.993; B e A B A B 30% and e 0.0 0.0 K K a b 0.99; C a b 0.999; C 0.0. 0. : D C 55.3 0.0 : D C 50 0., and K A B 50. A 55.3 B 50 0.934 0.99 0.993 0.999 8