COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

Similar documents
ALTERA MAX10 Development & Education Board (DE10-Lite)

5V_EXT J3-1 J3-1 5CSX_4A_IO39 5CSX_4A_IO37 5CSX_4A_IO40 UART0_CTS 5CSX_4A_IO32 UART0_RTS 5CSX_4A_IO29. 5CSX_IOp0 5CSX_IOn0. 5CSX_IOp1 5CSX_IOn1

JP8 3 PIN BERG 3 PIN BERG 3 PIN CONNECTOR MIC JP4 JP5 MIC BIAS JP6 3 PIN BERG PTT PTT_IN R103 R85 1K R121 R130 CW_DOT CW_DASH

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

Quickfilter Development Board, QF4A512 - DK


Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

PCBA Rev 80.L9581G001 PCBA P/N: PCB P/N: PCB Rev 00.L9581G001. Title Content Size Document Number Rev C. A Date: Tuesday, December 15, 2009 FLD1.

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

ALEX +12VBUS PTC 1A J17 PTT U1B. 126 IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR. IO_VB1N1_9/DIFFIO_L7p/DQS2L/CQ3L/CDPCLK0 RUP3

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

ALEX +12VBUS PTC 1A J17 PTTOUT U1B 3V3 C IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR RUP3

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

SVS 5V & 3V. isplsi_2032lv

CONTENTS: REVISION HISTORY: NOTES:

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

MSP430F16x Processor

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DP CoiNel Technology Solutions LLP GND GND GND GND. ETH_RST is connected to P1.28 GND GND GND GND GND GND GND GND GND ED 1. Vcc O 3 GND IOGND 35

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

U1-1 R5F72115D160FPV

VCC R4 10K ANA1 EXT-A1 EXT-A2 ANA2 C10 10NF/50V C11. DispKey.sch EXT-DATA EXT-SCK LCD-E KEY-E LCD-E. U_SpiUsb SpiUsb.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

Power USB I/F. USB->Uart AX309. Power LED :25:33 I:\AX\AX309\2.0\1_POWER.SchDoc VBUS VBUS D- D+ Fuse VCC GND D3V3 U

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

HF SuperPacker Pro 100W Amp Version 3

MT9V128(SOC356) 63IBGA HB DEMO3 Card

XR21B1422/1424 POWER & USB 1.0 Date: Thursday, February 13, 2014

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

XO2 DPHY RX Resistor Networks

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2.

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Cyclone V GX Starter Kit SCHEMATIC

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

PCB NO. DM205A SOM-128-EX VER:0.6

Renesas Starter Kit for RL78/G13 CPU Board Schematics

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

DOCUMENT NUMBER PAGE SECRET

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

STMP35XX. FM Tuner. LCD Display NAND FLASH. Microphone. PDF created with pdffactory trial version LED Backlight.

Pre-Release Schematic DO NOT COPY

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector.

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

Am186CC and Am186CH POTS Line Card

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches

Dev Board for CC IMX28. Mechanicals Board Size should be 7 X 8 inches Group similar connections together (ENET, USB, UART, etc) H5 ANT1

Reference Schematic for LAN9252-HBI-Multiplexed Mode

3JTech PP TTL/RS232. User s Manual & Programming Guide

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

NOTE: please place R8 close to J1

P/N A042C868 TO PUMP CONTROLLER TB-307 TB-311 TB V +10V +10V LED 59 K23 +10V LED 60 LED 47 LED 58 K15 U18(P2) U14(P1) U18(P1) U18(P0) +10V

DNI = DO NOT INSTALL PLACE R3, R9, R47 & R49 ON THE TRACE - NO STUB R18 TO SHARE PADS W/ T5 R18 0. Date: Tuesday, March 26, 2013

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

FRDM-KL27Z. 1 Title 2 Block Diagram 3 KL27Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Rev Description Date Approved

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

VFWD. nlvdsrxe LVDSTXE FPGA_PLL CMCLK CBCLK. SSCK ncs MOSI CODEC. Sheet 2. nlvdsrxe LVDSTXE FPGA_PLL CMCLK CBCLK. SSCK ncs MOSI CDIN CBCLK SSCK MOSI

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

Transcription:

LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP NK..NK, POWER, ONFIG ~ POWER POWER.V,.V,.V, V ~ US LSTER US LSTER ~ opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev OVER PGE. ate: Friday, July 0, 00 Sheet of

.V US LSTER VG OUTPUT RS PS K/MS FLSH FT GPIO_0 GPIO_ SRM MXII 0 EP S ard Socket EPS SW SW SW SW SW SW SW SW SW SW0 UTTON UTTON UTTON0 HEX HEX HEX HEX0 LEG LEG LEG LEG LEG LEG LEG LEG LEG LEG0 opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev ustom PLEMENT. ate: Friday, July 0, 00 Sheet of

0 MEMORY PGE - 0 EP PGE - RM_LK RM_KE RM_S_n RM_RS_n RM_S_n RM_WE_n RM_[0..] RM_QM[0..] RM_[0..] FLSH_E_n FLSH_OE_n FLSH_WE_n FLSH_YTE_n FLSH_WP_n FLSH_RESET_n FLSH_[0..] RM_LK RM_KE RM_S_n RM_RS_n RM_S_n RM_WE_n RM_[0..] RM_QM[0..] RM_[0..] FLSH_E_n FLSH_OE_n FLSH_WE_n FLSH_YTE_n FLSH_WP_n FLSH_RESET_n FLSH_[0..] RM_[0..] FLSH_RY FLSH_[0..] FLSH - RM_[0..] FLSH_RY FLSH_[0..] FLSH - RM_LK RM_KE RM_S_n RM_RS_n RM_S_n RM_WE_n RM_[0..] RM_QM[0..] RM_[0..] RM_[0..] FLSH_E_n FLSH_OE_n FLSH_WE_n FLSH_YTE_n FLSH_WP_n FLSH_RESET_n FLSH_[0..] FLSH_RY FLSH_[0..] FLSH - RM_LK RM_KE RM_S_n RM_RS_n RM_S_n RM_WE_n RM_[0..] RM_QM[0..] RM_[0..] RM_[0..] FLSH_E_n FLSH_OE_n FLSH_WE_n FLSH_YTE_n FLSH_WP_n FLSH_RESET_n FLSH_[0..] FLSH_RY FLSH_[0..] FLSH - VG_R[0..] VG_G[0..] VG_[0..] VG_HS VG_VS L_EN L_RS L_RW L_LON LE[0..] 0 ISPLY VG_R[0..] VG_G[0..] VG_[0..] VG_HS VG_VS L_EN L_RS L_RW L_LON LE[0..] PGE - L_[0..] HEX0_[0..] HEX0_P HEX_[0..] HEX_P HEX_[0..] HEX_P HEX_[0..] HEX_P L_[0..] HEX0_[0..] HEX0_P HEX_[0..] HEX_P HEX_[0..] HEX_P HEX_[0..] HEX_P VG_R[0..] VG_G[0..] VG_[0..] VG_VS VG_HS L_EN L_RS L_RW L_LON L_[0..] HEX0_[0..] HEX0_P HEX_[0..] HEX_P HEX_[0..] HEX_P HEX_[0..] HEX_P VG_R[0..] VG_G[0..] VG_[0..] VG_VS VG_HS L_EN L_RS L_RW L_LON L_[0..] HEX0_[0..] HEX0_P HEX_[0..] HEX_P HEX_[0..] HEX_P HEX_[0..] HEX_P URT_TS URT_RTS URT_RX URT_TX PS_MST PS_MSLK PS_KT PS_KLK SW[0..] UTTON[0..] 0 IN/OUT URT_TS URT_RTS URT_RX URT_TX PS_MST PS_MSLK PS_KT PS_KLK SW[0..] UTTON[0..] PGE - GPIO0_LKIN[0..] GPIO0_LKOUT[0..] GPIO0_[0..] GPIO_LKIN[0..] GPIO_LKOUT[0..] GPIO_[0..] 0MHZ S_LK S_T0 S_T S_T S_T S_M S_WPn GPIO0_LKIN[0..] GPIO0_LKOUT[0..] GPIO0_[0..] GPIO_LKIN[0..] GPIO_LKOUT[0..] GPIO_[0..] 0MHZ S_LK S_T0 S_T S_T S_T S_M S_WPn LE[0..] URT_TS URT_RTS URT_RX URT_TX PS_KLK PS_KT PS_MST PS_MSLK GPIO0_LKIN[0..] GPIO0_LKOUT[0..] GPIO0_[0..] GPIO_LKIN[0..] GPIO_LKOUT[0..] GPIO_[0..] 0MHZ UTTON[0..] SW[0..] S_LK S_T0 S_T S_T S_T S_M S_WPn LE[0..] URT_TS URT_RTS URT_RX URT_TX PS_KLK PS_KT PS_MST PS_MSLK GPIO0_LKIN[0..] GPIO0_LKOUT[0..] GPIO0_[0..] GPIO_LKIN[0..] GPIO_LKOUT[0..] GPIO_[0..] 0MHZ UTTON[0..] SW[0..] S_LK S_T0 S_T S_T S_T S_M S_WPn TK TMS TI TO LK SO T ne nso TK TMS TI TO LK SO T ne nso TK TMS TI TO LK SO T ne nso 0 POWER 0 US LSTER TK TMS TI TO LK SO T ne nso opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 PGE PGE Size ocument Number Rev TOP LEVEL. ate: Friday, July 0, 00 Sheet of

V R.K R.K R.K R.K R.K RM_WE_n RM_S_n RM_RS_n RM_S_n RM_KE RM_[0..] RM_[0..] RM_QM[0..] RM_[0..] RM_0 RM_ RM_ RM_ RM_ RM_ RM_ RM_ RM_ RM_ RM_0 RM_ RM_ RM_LK RM_KE RM_QM0 RM_QM RM_WE_n RM_S_n RM_RS_n RM_S_n RM_0 RM_ 0 0 U V 0 0 SRM Mx LK KE LQM UQM nwe ns nrs ns 0 V V V VSS VSS VSS VQ VQ VQ VQ 0 0 0 0 RM_0 RM_ RM_ RM_ RM_ RM_ RM_ RM_ RM_ RM_ RM_0 RM_ RM_ RM_ RM_ RM_ VSSQ VSSQ VSSQ VSSQ V 0u 0.u 0.u 0.u 0.u 0.u 0.u 0.u NOTE: SRM Mx (efault) SRM Mx SRM Mx SRM Mx opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev SRM. ate: Friday, July 0, 00 Sheet of

FLSH_[0..] FLSH_[0..] FLSH - FLSH_0 FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_0 FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_0 FLSH_ FLSH_WE_n FLSH_RESET_n FLSH_WP_n FLSH_RY FLSH_E_n FLSH_OE_n FLSH_YTE_n 0 0 U Q/- 0 0 0 WE# RESET# WP# RY/Y# E# OE# YTE# V Q0 Q Q Q Q Q 0 Q Q Q 0 Q Q0 Q Q Q Q VSS VSS V FLSH_0 FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_0 FLSH_ FLSH_ FLSH_ FLSH_ NOTE: yte Mode FLSH Mx Word Mode FLSH Mx FLSH SL00TFI00 V V R.K R.K FLSH_RY FLSH_E_n 0u 0.u opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev FLSH. ate: Friday, July 0, 00 Sheet of

VG_R[0..] VG_G[0..] VG_[0..] VG_R0 VG_R VG_R VG_R RN K RN K VG_G0 VG_G VG_G VG_G VG_0 VG_ VG_ VG_ RN RN K RN K K VG_R VG_G VG_ 0 J 0 VG RN K VG_HS VG_VS R 0 R 0 opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev bit VG Output. ate: Friday, July 0, 00 Sheet of

HEX0_[0..] HEX_[0..] HEX_[0..] RN K HEX0_0 HEX0_ HEX0_ HEX0_ RN K HEX0_ HEX0_ HEX0_ HEX0_P HEX_[0..] 0 0 0 0 E0 F0 G0 P0 HEX0 0 a b c d e f g dp Segment isplay V RN K HEX_0 HEX_ HEX_ HEX_ RN0 K HEX_ HEX_ HEX_ HEX_P E F G P HEX 0 a b c d e f g dp Segment isplay V V V L_0 L_ TSW L_ L_ TSW RN K HEX_0 HEX_ HEX_ HEX_ RN K HEX_ HEX_ HEX_ HEX_P E F G P HEX 0 a b c d e f g dp Segment isplay V HEX_0 HEX_ HEX_ HEX_ RN K RN K HEX_ HEX_ HEX_ HEX_P E F G P V V HEX 0 a L_ b V c d e L_ f g TSW dp L_ Segment isplay L_ TSW V LE0 LE LE LE LE LE LE LE LE LE LE[0..] RN 0 RN 0 R 0 R 0 LEG0 LEG LEG LEG LEG LEG LEG LEG LEG LEG LEG LEG LEG LEG LEG LEG LEG LEG LEG LEG L_LON V0 V V R 0 Q Q 00 L_L MMT R0 0 Q MMT L_V u R K L_ONT R L_[0..] L_V L_ONT L_RS L_RW L_EN L_0 L_ L_ L_ L_ L_ L_ L_ L_L opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 J 0 SIP GN V ONT RS RW EN 0 L GN Size ocument Number Rev ustom SEGMENT, LE and L onnector. ate: Friday, July 0, 00 Sheet of

V 0.u Y EN GN 0MHZ V OUT 0MHZ opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev LOK. ate: Friday, July 0, 00 Sheet of

V 0 URT_RX URT_RTS URT_TX URT_TS u u 0 U ROUT ROUT TIN TIN RIN RIN TOUT TOUT + M0 - + V - GN V+ V- RX RTS TX TS V RX RTS TX TS GN 0.u u u V0 V V V V R R R0 R PS_KT PS_KLK PS_MST PS_MSLK TSW PS_MST and PS_MSLK signals can be accessed only if PS/ Y cable is connected to the PS/ port. TSW R 0 R 0 R 0 R 0 K K K V0 K KT MST KLK MSLK J PS TOP 0 0.u opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev PS N RS. ate: Friday, July 0, 00 Sheet of

UTTON[0..] SW[0..] V V V V u u 00K RN UTTON0 TT SW SW0 SLIE SW RN 0 SW0 SW SLIE SW RN 0 SW SW SLIE SW R R 0 0 SW 0 u UTTON TT SW UTTON TT SW P0 P P RN0 0 UTTON0 UTTON UTTON SW SLIE SW SW SW SW SW SLIE SW SW SW SW SW SLIE SW SW SLIE SW SLIE SW SW SW SW SW SLIE SW SLIE SW opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev utton and Switch. ate: Friday, July 0, 00 Sheet 0 of

GPIO0_[0..] GPIO0_LKIN[0..] GPIO0_LKOUT[0..] (GPIO 0) J GPIO_[0..] GPIO_LKIN[0..] GPIO_LKOUT[0..] (GPIO ) J V0 V GPIO0_LKIN0 GPIO0_LKIN GPIO0_ GPIO0_ GPIO0_ 0 GPIO0_ GPIO0_0 GPIO0_ GPIO0_LKOUT0 0 GPIO0_LKOUT GPIO0_ GPIO0_ GPIO0_0 0 GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_0 0 GPIO0_0 GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ V0 V GPIO_LKIN0 GPIO_LKIN GPIO_ GPIO_ GPIO_ 0 GPIO_ GPIO_0 GPIO_ GPIO_LKOUT0 0 GPIO_LKOUT GPIO_ GPIO_ GPIO_0 0 GPIO_ GPIO_ GPIO_ GPIO_ GPIO_0 0 GPIO_0 GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ OX Header X0M OX Header X0M opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev ONNET. ate: Friday, July 0, 00 Sheet of

V RN 0K R 0K J S_T S_M S_LK S_T0 S_WPn V R V 0K T T M VSS V LK VSS T0 T WP VSS S ard Socket V 0u 0.u opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev S ard Socket. ate: Friday, July 0, 00 Sheet of

SW[0..] UTTON[0..] LE[0..] FLSH_[0..] FLSH_[0..] U U LE LE SW SW LE LE SO SW SW0 SW LE nso UTTON LE UTTON SW SW LE UTTON0 LE0 LE E E J H E E F F G G K L K J H H J J IFFIO_Ln,QL IFFIO_Lp,QL IFFIO_Ln,QL IFFIO_Lp,nRESET,QL IFFIO_Ln,QL IFFIO_Lp,QSL IFFIO_Ln,T,SO IFFIO_Lp,QL IFFIO_Ln,QL IFFIO_Lp,QL IFFIO_Ln IFFIO_Lp,FLSH_nE,nSO IFFIO_Ln,Q0L IFFIO_Lp,ML IFFIO_Ln IFFIO_Lp NK IFFIO_Ln IFFIO_Lp IFFIO_L0n IFFIO_L0p IFFIO_Ln,Q0L IFFIO_Lp,Q0L IFFIO_Ln,Q0L IFFIO_Lp,Q0L IO_0 IO_ IO,QS0L IO,T0 IO,VREFN0 IO,VREFN LK,IFFLK_0n LK0,IFFLK_0p G H J K H J G G SW SW T SW LE FLSH_ M FLSH_ L FLSH_ M FLSH_ M FLSH_ M FLSH_ M FLSH_0 N FLSH_ N FLSH_ P FLSH_ P FLSH_RESET_n R FLSH_ R FLSH_0 P FLSH_WE_n P FLSH_ U FLSH_ U FLSH_ V FLSH_ V FLSH_RY M FLSH_ N FLSH_E_n N FLSH_ M FLSH_ W FLSH_ W FLSH_ Y FLSH - Y FLSH_0 P FLSH_ N FLSH_YTE_n FLSH_ R FLSH_ P IFFIO_Ln,Q0L IFFIO_Lp,Q0L IFFIO_Ln IFFIO_Lp,Q0L IFFIO_Ln,QL IFFIO_Lp,M0L IFFIO_Ln,QL IFFIO_Lp,QL IFFIO_Ln,QL IFFIO_Lp,QL IFFIO_Ln,QL IFFIO_Lp,QL IFFIO_Ln,QL IFFIO_Lp,QSL IFFIO_L0n,QL IFFIO_L0p,ML IFFIO_Ln,QL IFFIO_Lp,QL IFFIO_Ln IFFIO_Lp,QL IFFIO_Ln IFFIO_Lp IFFIO_Ln,QL IFFIO_Lp,QL IFFIO_Ln,QL IFFIO_Lp,QL IFFIO_Ln IFFIO_Lp IFFIO_Ln,QL IFFIO_Lp IFFIO_Ln IFFIO_Lp NK IFFIO_Ln IFFIO_Lp,ML IFFIO_L0n IFFIO_L0p IFFIO_Ln IFFIO_Lp IO_0 IO_ IO,QL IO,QSL IO,RN IO,RUP IO,VREFN0 IO,VREFN LK,IFFLK_n LK,IFFLK_p R T T R R P L P N T V V M T T T FLSH_OE_n FLSH_ FLSH_ FLSH_0 FLSH_ FLSH_ FLSH_ FLSH_ FLSH_ FLSH_0 FLSH_ FLSH_ FLSH_ FLSH_WP_n EPF EPF opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev ustom NK, NK. ate: Friday, July 0, 00 Sheet of

GPIO0_[0..] GPIO0_LKIN[0..] GPIO0_LKOUT[0..] U GPIO_[0..] GPIO_LKIN[0..] GPIO_LKOUT[0..] U GPIO0_ GPIO_ GPIO0_ GPIO0_0 GPIO_0 GPIO_ GPIO0_ GPIO_ GPIO_ GPIO_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO_ GPIO0_ GPIO0_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO0_0 GPIO0_ GPIO_ GPIO_ T R T R0 V V U U R R Y V W Y W V U Y U0 T0 IFFIO_n IFFIO_p IFFIO_n IFFIO_p IFFIO_n,M IFFIO_p IFFIO_n IFFIO_p IFFIO_n IFFIO_p IFFIO_p,Q IFFIO_n IFFIO_p,Q IFFIO_n IFFIO_p,Q IFFIO_n IFFIO_p,Q IFFIO_0n,Q IFFIO_0p,Q IFFIO_n,Q IFFIO_p,Q IFFIO_n,Q IFFIO_p,M IFFIO_p,Q IFFIO_n,Q IFFIO_p IFFIO_n,Q IFFIO_p,Q IFFIO_n,QS IFFIO_p,Q NK IFFIO_n,Q IFFIO_p,Q IFFIO_n,M IFFIO_p,Q IO_0 IO_ IO_ IO,QS IO,Q IO,QS IO,VREFN0 IO,VREFN IO,PLL_LKOUTn IO,PLL_LKOUTp LK,IFFLK_n LK,IFFLK_p W0 V 0 Y0 T U 0 Y W V0 V Y GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_LKOUT0 GPIO0_LKOUT GPIO_LKIN0 GPIO_LKIN GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO0_ GPIO_ GPIO_0 GPIO0_0 GPIO0_ GPIO_ GPIO_ GPIO0_ GPIO0_0 GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_0 GPIO0_ GPIO_0 GPIO_ Y W T U V U W V T T Y W 0 0 U U R R IFFIO_n,Q IFFIO_p,Q IFFIO_0n,Q IFFIO_0p,Q IFFIO_n,QS IFFIO_p,Q IFFIO_n,Q IFFIO_p,Q IFFIO_n IFFIO_p,Q IFFIO_n,Q IFFIO_p,M IFFIO_n IFFIO_p IFFIO_n,Q IFFIO_p IFFIO_n,Q IFFIO_p,Q IFFIO_n,Q IFFIO_p IFFIO_n,QS0 IFFIO_p,Q IFFIO_0n,Q IFFIO_0p IFFIO_n IFFIO_p IFFIO_n IFFIO_p NK IO_0 IO_ IO_ IO,Q IO,QS IO,RN IO,RUP IO,VREFN0 IO,VREFN IO,PLL_LKOUTn IO,PLL_LKOUTp LK,IFFLK_n LK,IFFLK_p R V V V W R T GPIO0_ GPIO_ GPIO_ GPIO_ GPIO_ GPIO_LKOUT0 GPIO_LKOUT GPIO0_LKIN0 GPIO0_LKIN EPF EPF opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev NK, NK. ate: Friday, July 0, 00 Sheet of

VG_R[0..] VG_G[0..] VG_[0..] L_[0..] UE UF PS_KLK PS_KT PS_MST PS_MSLK URT_RX URT_TX URT_RTS URT_TS S_T S_T S_M S_LK S_WPn M0 M M M N N N N N0 N P P R R R R U U V V M N P P W W U0 U Y Y W0 W IFFIO_Rn,QR IFFIO_Rn IFFIO_Rp,QR IFFIO_Rp,MR IFFIO_R0n,QR IFFIO_R0p,QR IFFIO_Rn,EV_OE IFFIO_Rp,EV_LRn IFFIO_Rn IFFIO_Rp,QSR IFFIO_Rn,QR IFFIO_Rp IFFIO_Rn,QR IFFIO_Rp,QR IFFIO_Rn,QR IFFIO_Rp,QR IFFIO_Rn IFFIO_Rp,MR IFFIO_Rn,QR IFFIO_Rp,QR IFFIO_Rn,QR IFFIO_Rp,QR IFFIO_Rn IFFIO_Rp IFFIO_R0n IFFIO_R0p IFFIO_Rn,QR IFFIO_Rp,QR IFFIO_Rn,QR IFFIO_Rp IFFIO_Rn,QR IFFIO_Rp IFFIO_Rn,QSR IFFIO_Rp NK IO_0 IO_ IO_ IO_ IO_ IO,QR IO,RN IO,RUP IO,VREFN0 IO,VREFN LK,IFFLK_n LK,IFFLK_p M N N P P R0 T T P0 R T T S_T0 S_T L_ L_ L_ L_ L_ L_ VG_R L_0 L_ VG_G L_RW L_EN VG_R VG_R0 L_RS L_LON VG_G VG_ VG_G0 VG_R VG_ VG_G VG_0 VG_ F G 0 0 G H F0 F J H E E H0 H F F K K H H J K J J K K IFFIO_Rn,QR IFFIO_Rn,INIT_ONE IFFIO_Rp IFFIO_Rp,R_ERROR IFFIO_Rn,P0,QSR IFFIO_Rn IFFIO_Rp IFFIO_Rp IFFIO_Rn,P,QR IFFIO_Rp,P,QR IFFIO_Rn,QR IFFIO_Rp,QR IFFIO_Rn,P,QR IFFIO_Rp IFFIO_Rn,nV,QR IFFIO_Rp,QR IFFIO_Rn,MR IFFIO_Rp IFFIO_Rn IFFIO_Rp NK IFFIO_Rn,nWE,Q0R IFFIO_Rp,nOE IFFIO_R0n,Q0R IFFIO_R0p,Q0R IFFIO_Rn,Q0R IFFIO_Rp,Q0R IFFIO_Rn IFFIO_Rp,Q0R IO_0 IFFIO_Rn,Q0R IO_ IFFIO_Rp,Q0R IO_ IFFIO_Rn IFFIO_Rp IO,VREFN0 IFFIO_Rn,QS0R IO,VREFN IFFIO_Rp,M0R IFFIO_Rn,nEO LK,IFFLK_n IFFIO_Rp,LKUSR LK,IFFLK_p L L L L J J K H K G G VG_VS VG_HS 0MHZ EPF EPF opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev NK, NK. ate: Friday, July 0, 00 Sheet of

HEX0_[0..] HEX_[0..] HEX_[0..] HEX_[0..] RM_[0..] RM_[0..] RM_QM[0..] RM_[0..] UG UH HEX0_0 HEX0_ HEX_0 HEX_ HEX_ HEX_ HEX_ HEX0_P HEX_ HEX_P HEX0_ HEX0_ HEX0_ HEX0_ HEX_ HEX0_ HEX_ HEX_ HEX_ HEX_ HEX_0 HEX_ HEX_P HEX_0 HEX_ HEX_ HEX_ HEX_ HEX_ HEX_P E F G F H H E F E H H G F F G IFFIO_Tn,P IFFIO_Tn IFFIO_Tp,P,MT IFFIO_Tp,QT IFFIO_Tn,P,QT IFFIO_Tp,P,QST IFFIO_Tn,P,QT IFFIO_Tp,P0,QT IFFIO_Tn,P IFFIO_Tp,P,QT IFFIO_T0n,P,QT IFFIO_T0p,P,QT IFFIO_Tn IFFIO_Tp,P,QST IFFIO_Tn IFFIO_Tp IFFIO_Tn,P,QT IFFIO_Tp IO_0 NK IO_ IFFIO_Tn,MT IO_ IFFIO_Tp,QT IO_ IFFIO_Tn,P,QT IFFIO_Tp,P IO,QT IFFIO_Tn IFFIO_Tp,QT IO,RN IFFIO_Tn,QT IO,RUP IFFIO_Tp,P0 IFFIO_Tn IO,VREFN0 IFFIO_Tp IO,VREFN IFFIO_Tn,QT IFFIO_Tp,QT IO,PLL_LKOUTn IFFIO_T0n IO,PLL_LKOUTp IFFIO_T0p,QS0T IFFIO_Tn,QT LK,IFFLK_n IFFIO_Tp LK,IFFLK_p F E E E G G 0 0 HEX_ HEX_ 0MHZ RM_RS_n F RM_S_n G RM_ RM_0 RM_ RM_ RM_ F RM_S_n G RM_ RM_0 RM_ F RM_ F0 RM_ H0 RM_ H RM_ G0 RM_ G RM_ RM_ RM_ RM_ RM_ RM_ RM_ RM_QM RM_0 RM_ RM_ 0 RM_ 0 RM_0 0 RM_ E0 IFFIO_Tn,MT IFFIO_Tp IFFIO_Tn,QT IFFIO_Tp,T,QST IFFIO_Tn,T0,QT IFFIO_Tp,T,QT IFFIO_Tn,T,QT IFFIO_Tp IFFIO_Tn,QT IFFIO_Tp,T,QT IFFIO_Tn IFFIO_Tp,T,QT IFFIO_Tn IFFIO_Tp IFFIO_Tn IFFIO_Tp NK IO_0 IFFIO_Tn,T,QST IO_ IFFIO_Tp,T,MT IO_ IFFIO_T0n,P,QT IO_ IFFIO_T0p,T,QT IO_ IFFIO_Tn,P,QT IFFIO_Tp,T,QT IO,T,QT IFFIO_Tn,T,QT IO,T,QT IFFIO_Tp,T,QT IFFIO_Tn,P,QT IO,VREFN0 IFFIO_Tp,P,QST IO,VREFN IFFIO_Tn,QT IFFIO_Tp,P IO,PLL_LKOUTn IFFIO_Tn,QT IO,PLL_LKOUTp IFFIO_Tp LK0,IFFLK_n LK,IFFLK_p 0 E G H E E E RM_0 RM_ RM_QM0 RM_ RM_ RM_ RM_WE_n RM_KE RM_LK EPF EPF opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev NK, NK. ate: Friday, July 0, 00 Sheet of

V V V J J0 J J J J K K L L M M N P P0 P P P T U U U E F V UJ F H K VIO VIO VIO VIO N R U W VIO VIO VIO VIO W W W VIO VIO VIO VIO VIO W W W Y VIO VIO VIO VIO VIO P T V Y VIO VIO VIO VIO E G J0 L VIO VIO VIO VIO VIO VIO VIO VIO VIO E VIO VIO VIO VIO VIO VINT V VINT.V,.V,.V,.V.V V VINT V VINT V VINT VINT VINT VINT VINT GN VINT.V GN VINT GN VINT GN VINT Power and Ground VINT EPF GN VINT GN VINT GN VINT GN VINT GN VINT GN VINT GN VINT GN GN V_PLL GN V_PLL.V GN V_PLL GN V_PLL GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN E0 F G0 H H J J J K K0 K K K L0 L L L L0 M0 M M M N N0 N N N P R T0 U V T F G U U E F V Y0 Y Y Y Y Y Y Y W V0 0u 0 0.u 0.u V V 0.u 0.u 0.u U V V V GN EPS 0.u 0.u 0.u V 0.u 0.u T LK ns SI 0.u 0u 0.u 0 0.u V R0. 0.u 0.u 0.u T LK nso SO 0.u 0.u V 0.u 0u 0u 0.u 0.u 0p NM TK TMS TI TO LK nsttus nonfig ne L L L L K K K L UI TK MSEL0 TMS MSEL TI MSEL TO MSEL LK ontrol Signal nsttus nonfig ne ONF_ONE EPF M L L K0 M MSEL0 MSEL MSEL MSEL ONF_ONE MSEL0 MSEL MSEL MSEL V V V V R R R R 0 0 0 0 NM R R R0 R 0 0 0 0 NM NM NM V K K K R TK R TMS R TI ONF_ONE nonfig nsttus ne SO V opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 R 0K RN 0K Size ocument Number Rev ontrol, Power and Ground. ate: Friday, July 0, 00 Sheet of

V V0 J _.V 0 PMEG00E PMEG00E PMEG00E PMEG00E USV SW POWER SW 0u 0u 0u 0 0u REG INPUT 0L-V/ OUTPUT GN PMEG00E PMEG00E 00u 00u 0.u REG INPUT 0L-V/ OUTPUT GN PMEG00E V0 REG METZ-.V/ INPUT VOUT J/GN VV 0u 0u 0.u V0 0u REG METZ-J/ INPUT VOUT J/GN V 0u V 0.u V R 0 V REG METZ-J/ INPUT VOUT J/GN VV R 00 R 00 POWER LE 0u 0u 0.u GN GN GN MH MH MH MH FI FI FI FI FI FI opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev POWER. ate: Friday, July 0, 00 Sheet of

V J + GN VUS - L L 0.u US -TYPE E E US_P US_M V0 USV 0.u V V0 TSW 0.u R 0 V0 MHZ R0 0 0.u R R EN Y V GN OUT MHZ V0 p 0.u R MHz 0.u R.K 00KnRESET EEPT EEPLK EEPS U VOUT RSTOUT# USP USM XTIN XTOUT RESET# EET EESK EES TEST VIO V 0 V V FTL GN GN GN 0 0 R# WR TXE# RXF# SI/WU PWREN# 0 0.u V0 U0 U U U U U U U UR UWR TXE RXF RUN/PROG V SW ne TRGOE R.K SLIE SW 0.u MHz MHz ULE EEPLK EEPT EEPS U0 U U U U U U U ISP_TK ISP_TMS ISP_TI ISP_TO 0 0 0 0 U 0 VINT VINT VIO VIO VIO VIO VIO VIO IO--0 IO--0 IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO--/GLK0 IO-- IO--/GLK IO-- IO-- IO--/GLK IO--0 IO--0/GLK IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- EPM0T00 IO-- IO--0 IO--0 IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO--0 IO--0 IO--/EV_OE IO-- IO--/EV_LRN IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- IO-- TK IO-- TMS IO--0 TI IO-- TO GNINT GNINT GNIO GNIO GNIO GNIO GNIO GNIO 0 0 0 0 00 UR UWR TXE RXF TI TO TMS TK TRGOE TRGLK TRGNS TRGSO TRGNST for FPG JTG ownload mode V V R R K ISP_TK ISP_TO 0K ISP_TMS ISP_TI J 0 PL ISP V TRGLK TRGNS TRGSO TRGNST ULE RN 0 LO LK nso SO T LE R 0 V 0.u 0.u 0.u 0.u 0 0.u 0.u opyright (c) 00 by Terasic Technologies Inc. Taiwan. ll rights reserved. LTER E0 Size ocument Number Rev US LSTER. ate: Friday, July 0, 00 Sheet of