DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, VOLTAGE REFERENCE, MONOLITHIC SILICON

Similar documents
DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, CMOS SPDT SWITCH, MONOLITHIC SILICON REVISIONS

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, +5 V PROGRAMMABLE LOW DROPOUT VOLTAGE REGULATOR, MONOLITHIC SILICON

DLA LAND AND MARITIME COLUMBUS, OHIO

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, PRECISION LOW DROPOUT CONTROLLER, MONOLITHIC SILICON REVISIONS

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR, MONOLITHIC SILICON REVISIONS

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Delete all match referenced tests as specified under Table I. - ro C.

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, 4-CHANNEL DIFFERENTIAL, ANALOG MULTIPLEXER, MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A

FAN4040 Precision Micropower Shunt Voltage Reference

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

CA3086. General Purpose NPN Transistor Array. Applications. Pinout. Ordering Information. Data Sheet August 2003 FN483.5

DG211. Features. SPST 4-Channel Analog Switch. Part Number Information. Functional Block Diagrams. Pinout. Data Sheet December 21, 2005 FN3118.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, PRECISION TIMER, MONOLITHIC SILICON

LT R1. Quad Matched Resistor Network. Applications. Typical Application

PRODUCTION DATA SHEET

FAN ma, Low-IQ, Low-Noise, LDO Regulator

1μA Ultra-Tiny Shunt Voltage Reference

Data Sheet, Rev. 1.1, February 2008 TLE4294GV50. Low Drop Out Voltage Regulator. Automotive Power

2-input EXCLUSIVE-OR gate

Logic Configuration Part Number Package Type Packing Method Quantity. IX4423N 8-Pin SOIC Tube 100 IX4423NTR 8-Pin SOIC Tape & Reel 2000

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

IFX8117. Data Sheet. Standard Power. 1A Low-Dropout Linear Voltage Regulator IFX8117MEV IFX8117MEV33 IFX8117MEV50. Rev. 1.

LM /LM /LM Micropower Voltage Reference Diode

74AHC1G00; 74AHCT1G00

UNISONIC TECHNOLOGIES CO., LTD LM78XX

The 74LV32 provides a quad 2-input OR function.

IX4340NE. Automotive Grade 5-Ampere, Dual Low-Side MOSFET Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications

74AHC1G14; 74AHCT1G14

LM34 - Precision Fahrenheit Temperature Sensor

UNISONIC TECHNOLOGIES CO., LTD

TC ma, Tiny CMOS LDO With Shutdown. General Description. Features. Applications. Package Types SOT-23 SC-70

BAS19LT1, BAS20LT1, BAS21LT1, BAS21DW5T1. High Voltage Switching Diode HIGH VOLTAGE SWITCHING DIODE. Pb Free Packages are Available.

onlinecomponents.com

The 74LV08 provides a quad 2-input AND function.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

SY10/100EL11V. General Description. Precision Edge. Features. Pin Names. 5V/3.3V 1:2 Differential Fanout Buffer. Revision 10.0

RP mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator. General Description. Features. Applications. Ordering Information. Marking Information

The 74LVC1G02 provides the single 2-input NOR function.

TLE Data Sheet. Automotive Power. Low Dropout Fixed Voltage Regulator TLE42644G. Rev. 1.1,

LM4040 Precision Micropower Shunt Voltage Reference

LedEngin, Inc. High Luminous Efficacy White Power LedFlex Emitter LZ4-00CW15. Key Features. Typical Applications. Description

LM /LM /LM Micropower Voltage Reference Diode

1PMT5920B Series. 3.2 Watt Plastic Surface Mount POWERMITE Package PLASTIC SURFACE MOUNT 3.2 WATT ZENER DIODES VOLTS

PART. Maxim Integrated Products 1

LMBZ52xxBLG Series. 225 mw SOT 23 Surface Mount LESHAN RADIO COMPANY, LTD. 1/6

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

SGM nA, Single Rail-to-Rail I/O Operational Amplifier

FPF1003A / FPF1004 IntelliMAX Advanced Load Management Products

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, CMOS 8-BIT DAC WITH OUTPUT AMPLIFIER, MONOLITHIC SILICON

TLE Data Sheet. Automotive Power. 5-V Low Dropout Voltage Regulator TLE7274-2E TLE7274-2D TLE7274-2G. Rev. 1.01,

Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air)

Hex inverting Schmitt trigger with 5 V tolerant input

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

TLE42344G. Data Sheet. Automotive Power. Low Dropout Linear Voltage Regulator. Rev. 1.0,

High Current Density Surface-Mount Trench MOS Barrier Schottky Rectifier

IX Ampere, Dual Low-Side MOSFET Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications. Ordering Information

MICROCIRCUIT, HYBRID, CMOS, LINEAR, ANALOG MULTIPLEXER, 64 CHANNEL, +3.3 TO +5 VOLT

BCM857BV; BCM857BS; BCM857DS

BAS19LT1G, BAS20LT1G, BAS21LT1G, BAS21DW5T1G. High Voltage Switching Diode HIGH VOLTAGE SWITCHING DIODE

KA78TXX. 3-Terminal 3A Positive Voltage Regulator. Features. Description. Internal Block Diagram.

Low Voltage 2-1 Mux, Level Translator ADG3232

60 V, 0.3 A N-channel Trench MOSFET

Dual Low-Voltage Trench MOS Barrier Schottky Rectifier

SGM nA, Dual Rail-to-Rail I/O Operational Amplifier

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Update to current requirements. Editorial changes throughout. - gap Raymond Monnin

Aluminum Electrolytic Capacitors SMD (Chip), Very Low Z, High Vibration Capability

The 74LVC1G11 provides a single 3-input AND gate.

1W, 1206, Low Resistance Chip Resistor (Lead free / Halogen Free)

Hyperfast Rectifier, 2 x 15 A FRED Pt


5-V Low Drop Voltage Regulator TLE 4290

SGM48000/1/2 High Speed, Dual Power MOSFET Drivers

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

Dual High-Voltage Trench MOS Barrier Schottky Rectifier

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS

MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches

5-V Low Drop Fixed Voltage Regulator TLE 4275

Surface Mount Power Resistor Thick Film Technology

CAPACITORS, FIXED, TUBULAR, POROUS TANTALUM CATHODE AND ANODE, GELLED ELECTROLYTE, HERMETICALLY SEALED BASED ON TYPE ST79

Aluminum Electrolytic Capacitors SMD (Chip), High Temperature, Low Impedance High Vibration Capability

3/4W, 2010 Low Resistance Chip Resistor

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

5W HI-POWER LED SPECIFICATION

TLF80511TF. Data Sheet. Automotive Power. Low Dropout Linear Fixed Voltage Regulator TLF80511TFV50 TLF80511TFV33. Rev. 1.

SOT-363 Q 1 Q 2 TOP VIEW. Characteristic Symbol Value Unit I D. Characteristic Symbol Value Unit Drain Source Voltage V DSS -20 V

High Current Density Surface Mount Trench MOS Barrier Schottky Rectifier

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

MC10ELT22, MC100ELT V Dual TTL to Differential PECL Translator

800mA and 1A Low Dropout Positive Regulator 2.85V, 3V, 3.3V, 5V, and Adjustable

Reliability Qualification Report

RT9166B. 600mA, Ultra-Fast Transient Response Linear Regulator. General Description. Features. Ordering Information. Applications. Pin Configurations

65 V, 100 ma NPN/PNP general-purpose transistor. Table 1. Product overview Type number Package NPN/NPN PNP/PNP Nexperia JEITA

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74AHC2G126; 74AHCT2G126

Wet Tantalum Capacitors, High Energy, Ultra High Capacitance, -55 C to +125 C Operation

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

RT9166/A. 300/600mA, Ultra-Fast Transient Response LDO Regulator. General Description. Features. Applications. Ordering Information

Transcription:

REVISIONS LTR DESCRIPTION DTE PPROVED Make change to the lead finish from -01XB to -01XE. Update document paragraphs to current requirements. - ro 17-08-15 C. SFFLE Prepared in accordance with SME Y14.24 REV PGE REV PGE Vendor item drawing REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 PMIC N/ PREPRED BY RJESH PITHDI DL LND ND MRITIME 43218-3990 http://www.landandmaritime.dla.mil/ Original date of drawing YY-MM-DD CHECKED BY RJESH PITHDI 11-09-20 PPROVED BY CHRLES F. SFFLE TITLE MICROCIRCUIT, LINER, VOLTGE REFERENCE, MONOLITHIC SILICON CODE IDENT. NO. REV PGE 1 OF 9 MSC N/ DISTRIBUTION STTEMENT. pproved for public release. Distribution is unlimited. 5962-V046-17

1. SCOPE 1.1 Scope. This drawing documents the general requirements of a precision, micropower, shunt, voltage reference, with an operating temperature range of -55 C to +125 C. 1.2 Vendor Item Drawing dministrative Control Number. The manufacturer s PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation: 1.2.1 Device type(s). - 01 X E Drawing Device type Case outline Lead finish number (See 1.2.1) (See 1.2.2) (See 1.2.3) Device type Generic Circuit function 01 LM4040-EP Precision, micropower, shunt, voltage reference 1.2.2 Case outline(s). The case outline(s) are as specified herein. Outline letter Number of pins JEDEC PUB 95 Package style X 3 TO-236-B Plastic small outline 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer: Finish designator B C D E F Z Material Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Tin-lead alloy (BG/CG) Other DL LND ND MRITIME REV PGE 2

1.3 bsolute maximum ratings. 1/ Continuous cathode current (I Z )... -10 m min to 25 m max Storage temperature range (TSTG)... -65 C to +150 C Operating virtual junction temperature (TJ)... +150 C Thermal resistance, junction-to- ambient (θ J ) 2/... 320.8 C/W Thermal resistance, junction-to- case (θ JC )... 98.2 C/W Thermal resistance, junction-to- board (θ J ) 3/... 53.3 C/W Junction-to-top characterization parameter (Ψ JT ) 4/... 3.3 C/W Junction-to-board characterization parameter (Ψ JB ) 5/... 51.8 C/W 1.4 Recommended operating conditions. 6/ Cathode current (I Z )... 15 m max Operating free-air temperature range (T)... -55 C to +125 C 1/ Stresses beyond those listed under absolute maximum rating may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2/ The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC standard, high-k board, as specified in JESD51-7, in an environment described in JESD51-2a. 3/ The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the printed circuit board (PCB) temperature, as described in JESD51-8. 4/ The junction-to-top characterization parameter, Ψ JT, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ J, using a procedure described in JESD51-2a (sections 6 and 7). 5/ The junction-to-top characterization parameter, Ψ JB, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ J, using a procedure described in JESD51-2a (sections 6 and 7). 6/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits. DL LND ND MRITIME REV PGE 3

2. PPLICBLE DOCUMENTS JEDEC Solid State Technology ssociation JESD51-2 - Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still ir) JESD51-7 - High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages JESD51-8 - Integrated Circuit Thermal Test Method Environmental Conditions Junction-to-Board JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices (pplications for copies should be addressed to the Electronic Industries lliance, 2500 Wilson Boulevard, rlington, V 22201-3834 or online at http://www.jedec.org) 3. REQUIREMENTS 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer s part number as shown in 6.3 herein and as follows:. Manufacturer s name, CGE code, or logo B. Pin 1 identifier C. ESDS identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturer s part number and with items and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 Diagrams. 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2. DL LND ND MRITIME REV PGE 4

TBLE I. Electrical performance characteristics. 1/ Test Symbol Conditions Temperature, T Device type Min Limits Max Unit Reverse breakdown voltage Reverse breakdown voltage tolerance Minimum cathode current verage temperature coefficient of reverse breakdown voltage VZ IZ = 100 µ +25 C 01 2.5 typical V ΔVZ IZ = 100 µ +25 C 01-16 mv -55 C to +125 C -42 IZ, min +25 C 01 75 µ -55 C to +125 C 80 α VZ IZ = 10 m 25 C 01 20 typical ppm/ C IZ = 1 m 25 C 15 typical -55 C to +125 C 100 IZ = 100 µ 25 C 15 typical Reverse breakdown voltage change with cathode current change ΔVZ/ IZ IZ, min < IZ < 1 m 25 C 01 0.8 mv -55 C to +125 C 1 1 m < IZ < 15 m 25 C 6-55 C to +125 C 9 Reverse dynamic impedance ZZ IZ = 1 m, f = 120 Hz, IC = 0.1IZ 25 C 01 0.3 typical Wideband noise e N IZ = 100 µ, 10 Hz f 10 khz 25 C 01 35 typical µv RMS Long term stability of reverse breakdown voltage t = 1000 h, IZ = 100 µ, T = 25 C 0.1 C 01 120 typical ppm Thermal hysteresis 2/ VHYST Δ T = -55 C to +125 C 01 0.08 typical % 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design. 2/ Thermal hysteresis is defined as V Z,25 C (after cycling to -55 C) V Z,25 C (after cycling to 125 C). DL LND ND MRITIME REV PGE 5

Case X FIGURE 1. Case outline. DL LND ND MRITIME REV PGE 6

Case X continued. Dimensions Symbol Millimeters Minimum Maximum 0.89 1.12 1 0.88 1.02 2 0.01 0.10 b 0.30 0.50 c 0.08 0.20 D 2.80 3.04 E 1.20 1.40 E1 2.10 2.64 e e1 0.95 BSC 1.90 BSC L 0.20 0.60 L1 0.25 BSC NOTES: 1. Controlling dimensions are millimeters. 2. Body dimensions are exclusive of mold flash and protrusion. Mold flash and protrusion not to exceed 0.25 per side. 3. Falls within reference to JEDEC TO-236-B. FIGURE 1. Case outline - Continued. DL LND ND MRITIME REV PGE 7

Device type 01 Case outline Terminal number X Terminal symbol 1 CTHODE 2 NODE 3 SEE NOTE 1 NOTE: 1. Pin 3 is attached to substrate and must be connected to NODE or left open. FIGURE 2. Terminal connections. DL LND ND MRITIME REV PGE 8

4. VERIFICTION 4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable. 5. PREPRTION FOR DELIVERY 5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer s standard commercial practices for electrostatic discharge sensitive devices. 6. NOTES 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum. 6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer s data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided. 6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DL Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/programs/smcr/. Vendor item drawing administrative control number 1/ Device manufacturer CGE code Top side marking 2/ Vendor part number -01XE 01295 SGU LM4040C25MDBZTEP 1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation. 2/ The actual top side marking has one additional character that designates the wafer fab/assembly site. CGE code Source of supply 01295 Texas Instruments, Inc. Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243 DL LND ND MRITIME REV PGE 9