Information Storage and Spintronics 02

Similar documents
Advanced Information Storage 02

Addition and Subtraction

E40M. Binary Numbers. M. Horowitz, J. Plummer, R. Howe 1

Module 2. Basic Digital Building Blocks. Binary Arithmetic & Arithmetic Circuits Comparators, Decoders, Encoders, Multiplexors Flip-Flops

Digital Electronics Part 1: Binary Logic

CMSC 313 Lecture 17. Focus Groups. Announcement: in-class lab Thu 10/30 Homework 3 Questions Circuits for Addition Midterm Exam returned

Digital Circuits. 1. Inputs & Outputs are quantized at two levels. 2. Binary arithmetic, only digits are 0 & 1. Position indicates power of 2.

COMBINATIONAL LOGIC FUNCTIONS

Lecture 9: Digital Electronics

CMSC 313 Lecture 18 Midterm Exam returned Assign Homework 3 Circuits for Addition Digital Logic Components Programmable Logic Arrays

Physics 310 Lecture 10 Microprocessors

Systems I: Computer Organization and Architecture

Cs302 Quiz for MID TERM Exam Solved

CSE 20 DISCRETE MATH. Fall

UNIT III Design of Combinational Logic Circuits. Department of Computer Science SRM UNIVERSITY

Computer Organization: Boolean Logic

Introduction to Computer Engineering ECE 203

Group 4 Project. James Earthman, Gregg Greenleaf, Zach Harvey, Zac Leids

EE260: Digital Design, Spring n Digital Computers. n Number Systems. n Representations. n Conversions. n Arithmetic Operations.

Chapter 1 :: From Zero to One

Combinational Logic. Course Instructor Mohammed Abdul kader

Switches: basic element of physical implementations

DIGITAL LOGIC CIRCUITS

Fundamentals of Digital Design

Implementation of Boolean Logic by Digital Circuits

CMSC 313 Lecture 15 Good-bye Assembly Language Programming Overview of second half on Digital Logic DigSim Demo

Digital Electronics. Delay Max. FF Rate Power/Gate High Low (ns) (MHz) (mw) (V) (V) Standard TTL (7400)

Introduction to Digital Logic Missouri S&T University CPE 2210 Subtractors

Floating Point Representation and Digital Logic. Lecture 11 CS301

Digital electronic systems are designed to process voltage signals which change quickly between two levels. Low time.

2.0 Basic Elements of a Quantum Information Processor. 2.1 Classical information processing The carrier of information

Boole Algebra and Logic Series

Combinational Logic Design Arithmetic Functions and Circuits

Digital Electronics II Mike Brookes Please pick up: Notes from the front desk

Combinational Logic. Jee-Hwan Ryu. School of Mechanical Engineering Korea University of Technology and Education

Combinational Logic. By : Ali Mustafa

Digital Systems Roberto Muscedere Images 2013 Pearson Education Inc. 1

Adders - Subtractors

CMSC 313 Lecture 16 Announcement: no office hours today. Good-bye Assembly Language Programming Overview of second half on Digital Logic DigSim Demo

Logic. Combinational. inputs. outputs. the result. system can

14:332:231 DIGITAL LOGIC DESIGN. Why Binary Number System?

Digital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits.

Looking at a two binary digit sum shows what we need to extend addition to multiple binary digits.

Standard Expression Forms

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

We are here. Assembly Language. Processors Arithmetic Logic Units. Finite State Machines. Circuits Gates. Transistors

Vidyalankar. S.E. Sem. III [EXTC] Digital System Design. Q.1 Solve following : [20] Q.1(a) Explain the following decimals in gray code form

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4

CMSC 313 Lecture 18 Midterm Exam returned Assign Homework 3 Circuits for Addition Digital Logic Components Programmable Logic Arrays

UNIT 8A Computer Circuitry: Layers of Abstraction. Boolean Logic & Truth Tables

Introduction to CMOS VLSI Design Lecture 1: Introduction

Logic and Computer Design Fundamentals. Chapter 5 Arithmetic Functions and Circuits

Computer organization

Digital Logic (2) Boolean Algebra

Digital Electronics Part II - Circuits

SUMMER 18 EXAMINATION Subject Name: Principles of Digital Techniques Model Answer Subject Code:

Unit 8A Computer Organization. Boolean Logic and Gates

Lecture 4 Modeling, Analysis and Simulation in Logic Design. Dr. Yinong Chen

MATH Dr. Halimah Alshehri Dr. Halimah Alshehri

Analog & Digital Electronics Laboratory. Code - CS391. Lab Manual

ELEC Digital Logic Circuits Fall 2014 Switching Algebra (Chapter 2)

Intro To Digital Logic

COSC 243. Introduction to Logic And Combinatorial Logic. Lecture 4 - Introduction to Logic and Combinatorial Logic. COSC 243 (Computer Architecture)

Section 1A. Introduction & Basic Principles. Engineering Areas

Outline. policies for the first part. with some potential answers... MCS 260 Lecture 10.0 Introduction to Computer Science Jan Verschelde, 9 July 2014

Why digital? Overview. Number Systems. Binary to Decimal conversion

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

Digital Logic and Design (Course Code: EE222) Lecture 1 5: Digital Electronics Fundamentals. Evolution of Electronic Devices

Boolean Algebra, Gates and Circuits

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques s complement 2 s complement 1 s complement

10/14/2009. Reading: Hambley Chapters

ENGIN 112 Intro to Electrical and Computer Engineering

Additional Gates COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

Menu. Binary Adder EEL3701 EEL3701. Add, Subtract, Compare, ALU

ENGIN 112 Intro to Electrical and Computer Engineering

Chapter 03: Computer Arithmetic. Lesson 03: Arithmetic Operations Adder and Subtractor circuits Design

School of Computer Science and Electrical Engineering 28/05/01. Digital Circuits. Lecture 14. ENG1030 Electrical Physics and Electronics

04. What is the Mod number of the counter circuit shown below? Assume initially reset.

L2: Combinational Logic Design (Construction and Boolean Algebra)

PG - TRB UNIT-X- DIGITAL ELECTRONICS. POLYTECHNIC-TRB MATERIALS

DIGITAL LOGIC CIRCUITS

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 1. LECTURE: COMBINATONAL CIRCUITS BASIC CONCEPTS

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

NTE74LS181 Integrated Circuit TTL Arithmetic Logic Unit/Function Generator

Pass-Transistor Logic

CPE100: Digital Logic Design I

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

CMSC 313 Lecture 16 Postulates & Theorems of Boolean Algebra Semiconductors CMOS Logic Gates

Section 3: Combinational Logic Design. Department of Electrical Engineering, University of Waterloo. Combinational Logic

COMP2611: Computer Organization. Introduction to Digital Logic

MM74C912 6-Digit BCD Display Controller/Driver

UNSIGNED BINARY NUMBERS DIGITAL ELECTRONICS SYSTEM DESIGN WHAT ABOUT NEGATIVE NUMBERS? BINARY ADDITION 11/9/2018

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Chapter 2: Boolean Algebra and Logic Gates

CMPE12 - Notes chapter 2. Digital Logic. (Textbook Chapters and 2.1)"

CPE100: Digital Logic Design I

Digital Electronics I

Transcription:

Information Storage and Spintronics 02 tsufumi Hirohata Department of Electronic Engineering 09:00 Tuesday, 02/October/2018 (J/Q 004) Contents of Information Storage and Spintronics Lectures : tsufumi Hirohata (atsufumi.hirohata@york.ac.uk, P/Z 019) dvancement in information storages and spintronics (Weeks 2 ~ 9) [15:00 ~ 16:00 Mons. (J/Q 004) & 09:00 ~ 10:00 Tues. (J/Q 004)] No lectures on Week 3 Replacements : Week 2, 11:00 on Wed. (SLB 210) & 16:00 on Fri. (J/P 005) I. Introduction to information storage (01 & 02) II. Magnetic information storages (03 ~ 08) III. Solid-state information storages (09 ~ 13) IV. Memories and future storages (14 ~ 16) V. Spintronic devices (17 ~ 18) Practicals : nalysis on spintronic devices [Weeks 2 & 4, 09:00 ~ 11:00 Weds. (XRD, P/ 006-008), Weeks 5 ~ 6, 09:00 ~ 11:00 Weds. (GFM, P/ 016) & Weeks 7 ~ 8, 09:00 ~ 11:00 Weds. (MR, P/F 005)] Continuous ssessment : ssignment to be handed-in to the General Office (Week 10).

Quick Review over the Last Lecture Von Neumann s model : Memory access : Bit / byte : 1 bit : 2 = combinations digit in binary number 1 byte (B) = bit * http://testbench.in/introduction_to_pci_express.html; 02 Binary Data Binary numbers Conversion dvantages Logical conjunctions dders Subtractors

Bit and Byte Bit : Binary digit is a basic data size in information storage. 1 bit : 2 = combinations ; digit in binary number 2 2 = 3 2 = 4 2 = : : : : Byte : data unit to represent one letter in Latin character set. 1 byte (B) = bit 1 kb = 1 B 1 MB = 1 kb : : Binary Numbers The modern binary number system was discovered by Gottfried Leibniz in 1679 : * Decimal notation Binary notation 0 0 1 1 2 10 3 11 4 100 5 101 6 110 7 111 8 1000 : : * http://www.oracle.com/

Conversion to Binary Numbers 1 For example, 1192 : 2 ) 1192 1192 = 2 0 1192 2 ) 586 0 1192 = 2 1 586 + 2 0 0 2 ) 293 0 1192 = 2 2 293 + 2 1 0 + 2 0 0 2 ) 146 1 1192 = 2 3 146 + 2 2 1 + 2 1 0 + 2 0 0 2 ) 73 0 1192 = 2 4 73 + 2 3 0 + 2 2 1 + 2 1 0 + 2 0 0 2 ) 36 1 1192 = 2 5 36 + 2 4 1 + 2 3 0 + 2 2 1 + 2 1 0 + 2 0 0 2 ) 18 0 1192 = 2 6 18 + 2 5 0 + 2 4 1 + 2 3 0 + 2 2 1 + 2 1 0 + 2 0 0 2 ) 9 0 1192 = 2 7 9 + 2 6 0 + 2 5 0 + 2 4 1 + 2 3 0 + 2 2 1 + 2 1 0 + 2 0 0 2 ) 4 1 1192 = 2 8 4 + 2 7 1 + 2 6 0 + 2 5 0 + 2 4 1 + 2 3 0 + 2 2 1 + 2 1 0 + 2 0 0 2 ) 2 0 1192 = 2 9 2 + 2 8 0 + 2 7 1 + 2 6 0 + 2 5 0 + 2 4 1 + 2 3 0 + 2 2 1 + 2 1 0 + 2 0 0 2 ) 1 0 1192 = 2 10 1 + 2 9 0 + 2 8 0 + 2 7 1 + 2 6 0 + 2 5 0 + 2 4 1 + 2 3 0 + 2 2 1 + 2 1 0 + 2 0 0 2 ) 0 1 1192 10 = 10010010100 2 For example, 0.1 : 0.1 0. 0.1 2 = 0.2 < 1 0.0 0.2 2 = 0.4 < 1 0.00 0.4 2 = 0.8 < 1 0.000 0.8 2 = 1.6 > 1 0.0001 0.6 2 = 1.2 > 1 0.00011 0.2 2 = 0.4 < 1 0.000110 : : Conversion to Binary Numbers 2 0.1 10 = 0.00011 2

Why re Binary Numbers Used? In order to represent a number of 1192 by ON / OFF lamps : Binary number : 10010010100 2 ( digits = lamps) Decimal number : 1192 10 (4 digits = lamps) Similarly, Ternary number : 1122011 3 (7 digits = lamps) 1192 = 729 + 243 + 162 + 54 + 0 + 3 + 1 = 3 6 1 + 3 5 1 + 3 4 2 + 3 3 2 + 3 2 0 + 3 1 1 + 3 0 1 Quaternary number : 112220 4 (6 digits = lamps) 1192 = 1024 + 0 + 128 + 32 + 8 + 0 = 4 5 1 + 4 4 1 + 4 3 2 + 4 2 2 + 4 1 2 + 4 0 0 Binary numbers use the! Mathematical Explanation In a base-n positional notation, a number x can be described as : x = n y (y: number of digits for a very simple case) In order to minimise the number of devices, i.e., n y, ln(x) = Here, ln(x) can be a constant C, C = y = By substituting this relationship into n y, n y = To find the minimum of n / ln(n), [n / ln(n)] = Here, [n / ln(n)] = 0 requires = 0 Therefore, n = provides the minimum number of devices.

Logical Conjunctions 1 ND : Venn diagram of B B B True (T) (1) T (1) False (F) (0) T (1) T (1) F (0) F (0) F (0) Logic circuit B Logical Conjunctions 2 OR : Venn diagram of B B B B T (1) T (1) F (0) T (1) T (1) F (0) F (0) F (0) Logic circuit

NOT : Venn diagram of (Ā) Ā T (1) F (0) Logical Conjunctions 3 Ā Logic circuit dditional Logical Conjunctions 1 NND = (NOT ) OR (NOT B) = NOT ( ND B) : Venn diagram of B B B T (1) T (1) F (0) T (1) T (1) F (0) F (0) F (0) Logic circuit B

dditional Logical Conjunctions 2 NOR = NOT ( OR B) : Venn diagram of B B B T (1) T (1) F (0) T (1) T (1) F (0) F (0) F (0) Logic circuit B NOR can represent all the logical conjunctions : NOT = ND B = = a OR B = = a dditional Logical Conjunctions 3 XOR = Exclusive OR : Venn diagram of B B B T (1) T (1) F (0) T (1) T (1) F (0) F (0) F (0) Logic circuit B

Simple adder for two single binary digits : XOR for the sum (S) Half dder ND for the carry (C), which represents the overflow for the next digit B S C 1 1 0 1 1 0 0 0 Full dder dder for two single binary digits as well as values carried in (C in ) : 2 half adders for sum (S) dditional OR for the carry (C out ), which represents the overflow for the next digit B C in S C out 1 1 1 0 1 1 1 0 1 0 0 1 1 1 0 0 1 0 1 0 0 0 0 0

Half Subtractor Simple subtractor for two single binary digits, minuend () and subtrahend (B) : XOR for the difference (D) B D Bor NOT and ND for the borrow (Bor), which is the borrow from the next digit B D Bor 1 1 0 1 1 0 0 0 Full Subtractor Subtractor for two single binary digits as well as borrowed values carried in (Bor in ) : 2 half subtractor for difference (D) dditional OR for the borrow (Bor out ), which is the borrow from the next digit B Bor in D Bor out 1 1 1 1 1 0 1 1 0 1 1 0 1 0 0 0 0 1 1 1 1 1 0 0 0 0 1 0 1 1 1 0 0 1 0 0 0 0 0 0

Information Processing For data processing, two distinct voltages are used to represent 1 and 0 : Low level (1) and high level (2) voltages Voltages used : Devices Low voltage High voltage Emitter-coupled logic (ECL) Transistor-transistor logic (TTL) Complementary metal-oxidesemiconductor (CMOS) - 5.2 ~ 1.175 V 0 ~ 0.75 V 0 ~ 0.8 V 2 ~ 4.75 (or 5.25) V 0 ~ V DD / 2 V DD / 2 ~ V DD (V DD = 1.2, 1.8, 2.4, 3.3 V etc.) Emitter-Coupled Logic In 1956, Hannon S. Yourke invented an ECL at IBM : * High-speed integrated circuit, differential amplifier, with bipolar transistors

Transistor-Transistor Logic In 1961, James L. Buie invented a TTL at TRW : * Integrated circuit, logic gate and amplifying functions with bipolar transistors Complementary Metal-Oxide-Semiconductor In 1963, Frank Wanlass patented CMOS : * Integrated circuit with low power consumption using complementary MOSFET