SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Similar documents
SN54F175, SN74F175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES

SN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS

SN54HCT273, SN74HCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS136B DECEMBER 1982 REVISED MAY 1997

SN54HC393, SN74HC393 DUAL 4-BIT BINARY COUNTERS

SN54F251B, SN74F251B 1-OF-8 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SN54HC153, SN74HC153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

SN54HC74, SN74HC74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCLS094B DECEMBER 1982 REVISED MAY 1997

SN54HC259, SN74HC259 8-BIT ADDRESSABLE LATCHES

SN54HC4060, SN74HC STAGE ASYNCHRONOUS BINARY COUNTERS AND OSCILLATORS

SN54HC138, SN74HC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

TL7702B, TL7702BY, TL7705B, TL7705BY SUPPLY VOLTAGE SUPERVISORS

SN54HC42, SN74HC42 4-LINE TO 10-LINE DECODERS (1 of 10)

AVAILABLE OPTIONS PACKAGED DEVICES CHIP CARRIER (FK) CERAMIC DIP (JG) TL7702ACD TL7715ACD TL7702ACP TL7715ACP TL7702ACY TL7715ACY

SN54HC151, SN74HC151 8-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

CD74HC109, CD74HCT109

SN54F280B, SN74F280B 9-BIT PARITY GENERATORS/CHECKERS

CD74HC195. High Speed CMOS Logic 4-Bit Parallel Access Register. Features. Description. Ordering Information. PInout. [ /Title (CD74 HC195 ) /Subject

CD74HC93, CD74HCT93. High Speed CMOS Logic 4-Bit Binary Ripple Counter. Description. Features. Pinout. Ordering Information

TL601, TL604, TL607, TL610 P-MOS ANALOG SWITCHES

CD74HC165, CD74HCT165

CD54/74HC393, CD54/74HCT393

TC74HC74AP,TC74HC74AF,TC74HC74AFN

CD54/74HC164, CD54/74HCT164

CD54/74AC153, CD54/74ACT153

PO54G74A, PO74G74A. Pin Configuration. Logic Block Diagram. Pin Description. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: 1D 2

CD74HC147, CD74HCT147

TC74HC7292AP,TC74HC7292AF

CD74HC151, CD74HCT151

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A

TIL308, TIL309 NUMERIC DISPLAYS WITH LOGIC

74F393 Dual 4-bit binary ripple counter

TIL308, TIL309 NUMERIC DISPLAYS WITH LOGIC

Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops. Datasheet November 2010

SN74LS85MEL LOW POWER SCHOTTKY

CD54/74HC30, CD54/74HCT30

CONNECTION DIAGRAM (TOP VIEW) 20. Note: Pin 1 is marked for orientation. Symbol Parameter Min Typ Max Unit VCC Supply Voltage 54 74

CD54/74HC151, CD54/74HCT151

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

5-stage Johnson decade counter

Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset. Datasheet November 2010

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

2-input EXCLUSIVE-OR gate

TC74HC148AP,TC74HC148AF

MICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

TC74HC373AP,TC74HC373AF,TC74HC373AFW

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

SN54/74LS145 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR 1-OF-10 DECODER/ DRIVER OPEN-COLLECTOR FAST AND LS TTL DATA 5-240

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

CD54/74HC138, CD54/74HCT138, CD54/74HC238, CD54/74HCT238

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

TC74VHC574F,TC74VHC574FW,TC74VHC574FT,TC74VHC574FK

INTEGRATED CIRCUITS. 74ALS138 1-of-8 decoder/demultiplexer. Product specification 1996 Jul 03 IC05 Data Handbook

INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook

The 74LV08 provides a quad 2-input AND function.

UT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet

DM54LS73A DM74LS73A Dual Negative-Edge-Triggered

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

ORDERING INFORMATION T A PACKAGE ORDERABLE PARTNUMBER. SOIC - D -40 to 85 SOP NS Reel of 2000 MC74HC164NSR HC164

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

SN54/74LS147 SN54/74LS148 SN54/74LS LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS

5.0 V 256 K 16 CMOS SRAM

74LV393 Dual 4-bit binary ripple counter

The 74LV32 provides a quad 2-input OR function.

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

74HC109-Q100; 74HCT109-Q100

The 74LVC1G02 provides the single 2-input NOR function.

The 74LVC1G11 provides a single 3-input AND gate.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74HC107-Q100; 74HCT107-Q100

F3 F F1 GND

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook

DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

INTEGRATED CIRCUITS. 74F804, 74F1804 Hex 2-input NAND drivers. Product specification Sep 14. IC15 Data Handbook

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

φ φ0.2 Bare copper wire 2352 Walsh Ave., Santa Clara, CA 95051, U. S. A. Tel.: (408) , Fax: (408)

3.3 V 256 K 16 CMOS SRAM

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

14-stage binary ripple counter

74AHC1G00; 74AHCT1G00

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

SN74LS138MEL LOW POWER SCHOTTKY

TC74LCX08F,TC74LCX08FN,TC74LCX08FT,TC74LCX08FK

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

Transcription:

Package Optio Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 00-mil DIPs description These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K input meeting the setup-time requirements are traferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding K and trying J high. They also can perform as D-type flip-flops if J and K are tied together. The SNF109 is characterized for operation over the full military temperature range of C to 12 C. The SNF109 is characterized for operation from 0 C to 0 C. SNF109...J PACKAGE SNF109...D OR N PACKAGE (TOP VIEW) GND 1 2 8 SNF109... FK PACKAGE (TOP VIEW) V CC 2 1 20 19 18 1 1 1 8 1 9 10 11 12 1 GND 1 1 1 1 12 11 10 9 No internal connection VCC FUTION TABLE INPUTS OUTPUTS PRE CLR CLK J K Q Q L H X X X H L H L X X X L H L L X X X H H H H L L L H H H H L Toggle H H L H Q0 Q0 H H H H H L H H L X X Q0 Q0 The output levels are not guaranteed to meet the minimum levels for VOH. Furthermore, this configuration is notable; that is, it will not persist when PRE or CLR retur to its inactive (high) level. PRODUCTION DATA information is current as of publication date. Products conform to specificatio per the terms of Texas Itruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 199, Texas Itruments Incorporated POST OFFICE BOX 0 DALLAS, TEXAS 2 2 1

logic symbol 2 1 11 1 12 1 1 S C1 R 10 9 This symbol is in accordance with ANSI/IEEE Std 91-198 and IEC Publication 1-12. Pin numbers shown are for the D, J, and N packages. absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, V CC.......................................................... 0. V to V Input voltage range, V I (see Note 1).................................................. 1.2 V to V Input current range.............................................................. 0 ma to ma Voltage range applied to any output in the high state.................................. 0. V to V CC Current into any output in the low state..................................................... 0 ma Operating free-air temperature range: SNF109................................... C to 12 C SNF109....................................... 0 C to 0 C Storage temperature range....................................................... C to 10 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed. recommended operating conditio SNF109 SNF109 MIN NOM MAX MIN NOM MAX VCC Supply voltage.... V VIH High-level input voltage 2 2 V VIL Low-level input voltage 0.8 0.8 V IIK Input clamp current 18 18 ma IOH High-level output current 1 1 ma IOL Low-level output current 20 20 ma TA Operating free-air temperature 12 0 0 C 2 2 POST OFFICE BOX 0 DALLAS, TEXAS 2

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS SNF109 SNF109 MIN TYP MAX MIN TYP MAX VIK VCC =. V, II = 18 ma 1.2 1.2 V VOH VCC =. V, IOH = 1 ma 2.. 2.. VCC =. V, IOH = 1 ma 2. VOL VCC =. V, IOL = 20 ma 0. 0. 0. 0. V II VCC =. V, VI = V 0.1 0.1 ma IIH VCC =. V, VI = 2. V 20 20 µa IIL J, K, CLK PRE or CLR VCC =V. V, VI =0V 0. 0. 0. 1.8 1.8 IOS VCC =. V, VO = 0 0 10 0 10 ma ICC VCC =. V, See Note 2 11. 1 11. 1 ma All typical values are at VCC = V, TA = 2 C. Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. NOTE 2: ICC is measured with J, K, CLK, and PRE grounded then with J, K, CLK, and CLR grounded. timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) VCC = V, TA = 2 C SNF109 SNF109 F MIN MAX MIN MAX MIN MAX fclock Clock frequency 0 100 0 0 0 90 MHz tw tsu th Pulse duration Setup time, data before CLK CLK high, PRE or CLR low CLK low High V ma Low Setup time, inactive-state before CLK PRE or CLR to CLK 2 2 2 Hold time, data after CLK Inactive-state setup time is also referred to as recovery time. switching characteristics (see Note ) PARAMETER FROM (INPUT) High 1 1 1 Low 1 1 1 TO (OUTPUT) VCC = V, CL = 0 pf, RL = 00 Ω, TA = 2 C VCC =. V to. V, CL = 0 pf, RL = 00 Ω, TA = MIN to MAX F109 SNF109 SNF109 MIN TYP MAX MIN MAX MIN MAX fmax 100 10 0 90 MHz tplh tphl tplh CLK PRE or CLR QorQ Q QorQ Q.9 9 8..8 8. 10.. 9.2 2..8 2. 9 2. 8 tphl For conditio shown as MIN or MAX, use the appropriate value specified under recommended operating conditio. NOTE : Load circuits and waveforms are shown in Section 1. 2.. 9 2. 11. 2. 10. POST OFFICE BOX 0 DALLAS, TEXAS 2 2

2 POST OFFICE BOX 0 DALLAS, TEXAS 2

IMPORTANT NOTICE Texas Itruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditio of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specificatio applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. ILUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applicatio, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applicatio assistance or customer product design. TI does not warrant or represent that any licee, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not cotitute TI s approval, warranty or endorsement thereof. Copyright 1998, Texas Itruments Incorporated