Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

Similar documents
Total Time = 90 Minutes, Total Marks = 100. Total /10 /25 /20 /10 /15 /20

MC9211 Computer Organization

Chapter 2. Digital Logic Basics

XOR - XNOR Gates. The graphic symbol and truth table of XOR gate is shown in the figure.

211: Computer Architecture Summer 2016

WEEK 3.1 MORE ON KARNAUGH MAPS

Chapter 2. Boolean Algebra and Logic Gates

Cs302 Quiz for MID TERM Exam Solved

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

SAMPLE ANSWERS MARKER COPY

Combinational Logic. Review of Combinational Logic 1

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

Additional Gates COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

EEE130 Digital Electronics I Lecture #4

UNIVERSITI TENAGA NASIONAL. College of Information Technology

2 Application of Boolean Algebra Theorems (15 Points - graded for completion only)

EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits)

This form sometimes used in logic circuit, example:

Fundamentals of Digital Design

Optimizations and Tradeoffs. Combinational Logic Optimization

Outline. EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) Combinational Logic (CL) Defined

Midterm1 Review. Jan 24 Armita

Chap 2. Combinational Logic Circuits

Midterm Examination # 1 Wednesday, February 25, Duration of examination: 75 minutes

Cover Sheet for Lab Experiment #3

University of Toronto Faculty of Applied Science and Engineering Final Examination

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

Part 1: Digital Logic and Gates. Analog vs. Digital waveforms. The digital advantage. In real life...

CSCI 220: Computer Architecture-I Instructor: Pranava K. Jha. BCD Codes

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

Gate-Level Minimization

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

Advanced Digital Design with the Verilog HDL, Second Edition Michael D. Ciletti Prentice Hall, Pearson Education, 2011

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

ELC224C. Karnaugh Maps

Digital Logic. Lecture 5 - Chapter 2. Outline. Other Logic Gates and their uses. Other Logic Operations. CS 2420 Husain Gholoom - lecturer Page 1

Combinational Logic. By : Ali Mustafa

Class Website:

CMSC 313 Lecture 17. Focus Groups. Announcement: in-class lab Thu 10/30 Homework 3 Questions Circuits for Addition Midterm Exam returned

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE

Unit 2 Session - 6 Combinational Logic Circuits

Boolean Algebra and Logic Gates

Chapter 7 Logic Circuits

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES

CHAPTER III BOOLEAN ALGEBRA

In Module 3, we have learned about Exclusive OR (XOR) gate. Boolean Expression AB + A B = Y also A B = Y. Logic Gate. Truth table

BOOLEAN ALGEBRA. Introduction. 1854: Logical algebra was published by George Boole known today as Boolean Algebra

Chapter 4 BOOLEAN ALGEBRA AND THEOREMS, MINI TERMS AND MAX TERMS

ELCT201: DIGITAL LOGIC DESIGN

ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES

Slide Set 3. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

CPE100: Digital Logic Design I

Number System conversions

UNIT 5 KARNAUGH MAPS Spring 2011

CHAPTER III BOOLEAN ALGEBRA

( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function

Boolean Algebra and Digital Logic

Week-I. Combinational Logic & Circuits

ELCT201: DIGITAL LOGIC DESIGN

14:332:231 DIGITAL LOGIC DESIGN. Combinational Circuit Synthesis

Computer Science Final Examination Friday December 14 th 2001

Chapter 2 Combinational Logic Circuits

CSE 140 Midterm I - Solution

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

WEEK 2.1 BOOLEAN ALGEBRA

CprE 281: Digital Logic

UC Berkeley College of Engineering, EECS Department CS61C: Representations of Combinational Logic Circuits

Chapter 2: Princess Sumaya Univ. Computer Engineering Dept.

Digital Logic (2) Boolean Algebra

CS61c: Representations of Combinational Logic Circuits

Signals and Systems Digital Logic System

Karnaugh Maps Objectives

Boolean Algebra and Logic Simplification

BOOLEAN ALGEBRA CLASS XII. Presented By : Dinesh Patel PGT CS KV IIT Powai

Digital Logic Design. Combinational Logic

Digital Logic Design. Malik Najmus Siraj

CHAPTER 7. Solutions for Exercises

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Chapter 2 Boolean Algebra and Logic Gates

ECE 2300 Digital Logic & Computer Organization

Chapter 4: Designing Combinational Systems Uchechukwu Ofoegbu

CHAPTER 5 KARNAUGH MAPS


EECS Variable Logic Functions

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

CSE 140L Spring 2010 Lab 1 Assignment Due beginning of the class on 14 th April

ECE 545 Digital System Design with VHDL Lecture 1. Digital Logic Refresher Part A Combinational Logic Building Blocks

EEA051 - Digital Logic 數位邏輯 吳俊興高雄大學資訊工程學系. September 2004

Systems I: Computer Organization and Architecture

Logic and Computer Design Fundamentals. Chapter 5 Arithmetic Functions and Circuits

Computer Organization: Boolean Logic

Slides for Lecture 10

Logic Design. Digital Logic. Goal: to become literate in most common concepts and terminology of digital electronics

1 Boolean Algebra Simplification

Standard Expression Forms

Transcription:

University of Waterloo Department of Electrical & Computer Engineering E&CE 223 Digital Circuits and Systems Midterm Examination Instructor: M. Sachdev October 23rd, 2007 Total Time = 90 Minutes, Total Marks = 50 Student Name: Student ID: 1 2 3 4 5 Total /7 /8 /18 /10 /7 /50 Attempt all problems. Show all work. If information appears to be missing make a reasonable assumption, state it, and proceed. Calculators are not needed and are not allowed. 1

Problem 1 [7 Marks] (a) Convert (853) 10 to Excess-3 and 2421 code. [2 Mark] (1110 0101 0011) 2421 (1110 1011 1001) 2421 (Note: There are multiple solutions to the 2421 code) (1011 1000 0110) Excess-3 For BCD addition, explain with two examples when and why it is necessary to add 6 to obtain the correct answer. [2 Marks] The addition of 6 = (0110) 2 to the binary sum converts it to the correct digit and produces a carry as required 16-10=6. 4 0100 4 0100 5 0101 8 1000 9 1001 12 1100 0110 10010 (c) Convert (10 0110 1000 0111 1001 0011.11011) 2 to base 8 format. [2 Marks] Organize the bits in group of three (11503623.66) 8 (d) True of False: Even function can be used to implement odd parity checker and generator, and an XOR gate implements an even function. [1 Mark] False: Even function is used to implement odd parity checker and generator. However, an XNOR gate implements an even function, not an XOR gate 2

Problem 2 [8 Marks] (a) Do not use K-Map! Simplify the following expression to a minimum number of literals by algebraic means. [3 Marks] F = a b c + a' b' c' + a' bc + ab' c + abc' = a b c + ( a' b' + ab) c' + ( a' b + ab') c = a b c + ( a b)' c' + ( a b) c = a b c + ( a b c)' = 1 Find (-75) 10 (20) 10 using 8-bit signed 2 s complement form. Express you answer in signed 2 s complement format. Show all your work! [5 Marks] (-75) 10 = (10110101) in Signed and 2 s complement (-20) 10 = (11101100) in Signed and 2 s complement 10110101 11101100 110100001 Discard the carry, the final answer is 10100001 in Signed and 2 s complement format. 3

Problem 3 [18 Marks] F (A, B, C, D) = (3, 7, 12, 13, 14, 15) (a) Express the complement of the above expression in both canonical sum of products and product of sums form. [2 Marks] F (A, B, C, D) = (3, 7, 12, 13, 14, 15) F (A, B, C, D) = (0, 1, 2, 4, 5, 6, 8, 9, 10, 11) Simplify the expression F in (i) sum of products and (ii) product of sums forms. [6 Marks] F = AB' + A' C' + A' D' F' = AB + A' CD F = ( A' + B')( A + C' + D') (c) List all the prime implicants and essential prime implicants. Show all your work! [6 Marks] 0 1 2 4 5 6 8 9 10 11 (0, 1, 8, 9) (B C ) Δ Δ Δ Δ (0, 2, 4, 6) (A D ) Δ Δ Δ Δ (0, 1, 4, 5) (A C ) Δ Δ Δ Δ (0, 2, 8, 10) (B D ) Δ Δ Δ Δ (8, 9, 10, 11) (AB ) Δ Δ Δ Δ 4

Prime Implicants: (0, 1, 8, 9), (0, 2, 4, 6), (0, 1, 4, 5), (0, 2, 8, 10), (8, 9, 10, 11) Essential Prime Implicants: (0, 1, 4, 5), (0, 2, 4, 6), (8, 9, 10, 11) (d) P (A, B, C, D) = (0, 1, 2, 5, 8, 9, 10) Based on the K-Map provided below, fill out the K-map provided below for expression P. Is it possible to simplify the expression in terms of product of sums directly from the K-Map without finding the complement of P? You may use the example in this question to explain your answer. [4 Marks] AB\CD 11 10 00 01 11 0 0 0 0 10 0 1 1 1 00 0 1 1 1 01 0 0 0 1 Yes, it is possible. Combine all the zeroes Look at the corresponding variables. Write out the product of sums in terms the complement of the corresponding variables. o For example, combine all the zeroes in the row where AB is equal to 11 ; the corresponding maxterm is then (A +B ) o Combine all the zeroes in the column where CD is equal to 11 ; the corresponding maxterm is then (C +D ) P = ( A' + B)( C' + D')( B' + D) 5

Problem 4 [10 marks] You are asked to design a digital system with the following characteristics and criteria. There are four inputs (A, B, C, D) and one output (Y) to the system. The output Y is true (i.e. logic 1 ) when ABCD is greater than 7 and the binary input value is odd. When the binary value of ABCD is less than 7, output Y follows the result of the expression B C. You can assume A is the most significant digit and D is the least significant digit. (a) Complete the truth table provided below [4 Marks] A B C D Y 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0 0 1 1 1 0 1 0 0 1 0 1 0 1 1 0 1 1 0 0 0 1 1 1 x 1 0 0 0 0 1 0 0 1 1 1 0 1 0 0 1 0 1 1 1 1 1 0 0 0 1 1 0 1 1 1 1 1 0 0 1 1 1 1 1 Implement the digital system described above using two-level NOR gates. You may assume both the input and its complement form are available. [6 Marks] AB\CD 00 01 11 10 00 0 0 1 1 01 1 1 x 0 11 0 1 1 0 10 0 1 1 0 6

Y = ( A + B + C)( A' + D)( B' + C' + D) = [( A + B + C)' + ( A' + D)' + ( B' + C' + D)']' 7

Problem 5 [7 Marks] (a) With the addition of few logic gates, an n-bit ripple carry adder can be used to compare the magnitude of two n-bit unsigned numbers. For vectors A=a 3 a 2 a 1 a 0 and B=b 3 b 2 b 1 b 0, design a 4-bit digital circuit with appropriate logic gates and adder block diagrams with output X such that X is true when A = B. You may assume both A and B are unsigned numbers. Specify the value of any required control signals. [5 Marks] Modify your design slightly to include another output Y such that Y is true when A B. [2 Marks] See above diagram 8