MOS electrostatic: Quantitative analysis

Similar documents
Thermionic Emission Theory

Lecture 04 Review of MOSFET

Semiconductor Physics and Devices

MOSFET Models. The basic MOSFET model consist of: We will calculate dc current I D for different applied voltages.

Lecture 8. MOS (Metal Oxide Semiconductor) Structures

EE105 - Spring 2007 Microelectronic Devices and Circuits. Structure and Symbol of MOSFET. MOS Capacitor. Metal-Oxide-Semiconductor (MOS) Capacitor

Lecture 22 Field-Effect Devices: The MOS Capacitor

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

EECS130 Integrated Circuit Devices

Electrical Characteristics of MOS Devices

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

FIELD EFFECT TRANSISTORS:

n N D n p = n i p N A

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

8. Schottky contacts / JFETs

Long Channel MOS Transistors

Schottky diodes. JFETs - MESFETs - MODFETs

MOSFET DC Models. In this set of notes we will. summarize MOSFET V th model discussed earlier. obtain BSIM MOSFET V th model

Semiconductor Physics Problems 2015

Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Solid State Device Fundamentals. MOS Capacitor

Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Chapter 7. The pn Junction

EE 560 MOS TRANSISTOR THEORY

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

Semiconductor Device Physics

ECE-305: Fall 2017 Metal Oxide Semiconductor Devices

Lecture 15 - Current. A Puzzle... Advanced Section: Image Charge for Spheres. Image Charge for a Grounded Spherical Shell

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors. Fabrication of semiconductor sensor

Section 12: Intro to Devices

ESE 570 MOS TRANSISTOR THEORY Part 1. Kenneth R. Laker, University of Pennsylvania, updated 5Feb15

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Avalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping

Question 1 Equivalent Circuits

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Semiconductor Physics and Devices

Week 3, Lectures 6-8, Jan 29 Feb 2, 2001

Lecture 12: MOS Capacitors, transistors. Context

For the following statements, mark ( ) for true statement and (X) for wrong statement and correct it.

MOS: Metal-Oxide-Semiconductor

MOS Capacitors ECE 2204

ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000

Section 12: Intro to Devices

55:041 Electronic Circuits

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

The Electric Potential Energy

Classification of Solids

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Extensive reading materials on reserve, including

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

AP Physics Charge Wrap up

Introduction to Power Semiconductor Devices

The Intrinsic Silicon

Online supplementary information

Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005

ECE 340 Lecture 39 : MOS Capacitor II

Quiz #1 Practice Problem Set

MAE 101A. Homework 3 Solutions 2/5/2018

FIELD-EFFECT TRANSISTORS

Schottky Rectifiers Zheng Yang (ERF 3017,

Midterm I - Solutions

PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS

Lecture 23 Date:

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.

Source slideplayer.com/fundamentals of Analytical Chemistry, F.J. Holler, S.R.Crouch. Chapter 6: Random Errors in Chemical Analysis

Digital Control System

MOS CAPACITOR AND MOSFET

Capacitors and PN Junctions. Lecture 8: Prof. Niknejad. Department of EECS University of California, Berkeley. EECS 105 Fall 2003, Lecture 8

MOS Transistor I-V Characteristics and Parasitics

Lecture 6: 2D FET Electrostatics

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

EE 130 Intro to MS Junctions Week 6 Notes. What is the work function? Energy to excite electron from Fermi level to the vacuum level

an introduction to Semiconductor Devices

The Devices: MOS Transistors

μ + = σ = D 4 σ = D 3 σ = σ = All units in parts (a) and (b) are in V. (1) x chart: Center = μ = 0.75 UCL =

6.012 Electronic Devices and Circuits

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

On the Pre-Exponential Factor Comparing in Thermoluminescence (TL) Theory

Device Models (PN Diode, MOSFET )

PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS

Spring Semester 2012 Final Exam

Lecture 10 Filtering: Applied Concepts

The Three terminal MOS structure. Semiconductor Devices: Operation and Modeling 115

Current mechanisms Exam January 27, 2012

Semiconductor Physics fall 2012 problems

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

Problem 9.20 Threshold bias for an n-channel MOSFET: In the text we used a criterion that the inversion of the MOSFET channel occurs when V s = ;2 F w

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

Lecture 11: MOS Transistor

A novel protocol for linearization of the Poisson-Boltzmann equation

Choice of V t and Gate Doping Type

Class 05: Device Physics II

Metal-Semiconductor Interfaces. Metal-Semiconductor contact. Schottky Barrier/Diode. Ohmic Contacts MESFET. UMass Lowell Sanjeev Manohar

Semiconductor Junctions

Chapter 1 Basic Description of Laser Diode Dynamics by Spatially Averaged Rate Equations: Conditions of Validity

2.7 Aerosols and coagulation

Transcription:

MOS electrotatic: Quantitative analyi In thi cla, we will Derive analytical expreion for the charge denity, electric field and the electrotatic potential. xpreion for the depletion layer width Decribe delta depletion olution Derive gate voltage relationhip Gate voltage required to obtain inverion

lectrotatic potential, (x) Define a new term, (x) taken to be the potential inide the emiconductor at a given point x. [The ymbol intead of V ued in MOS work to avoid confuion with externally applied voltage, V] ( x) [ i (bulk) i q ( x)] Potential at any point x S q [ i (bulk) i (urface)] Surface potential F q [ i (bulk) F ] F related to doping concentration F > 0 mean p-type F < 0 mean n-type

lectrotatic parameter S i poitive if the band bend downward S F at the depletion-inverion tranition point 3

4

xample Conider the following F and S parameter. Indicate whether the emiconductor i p-type or n-type, pecify the biaing condition, and draw the energy band diagram at the biaing condition. (i) F kt/q; S kt/q F + kt/q mean that i F in the emiconductor i kt (a poitive value); So, p-type. N A n i exp [( i F ) / kt] S kt/q mean i (bulk) i (urface) kt; i.e. the band bend downward near the urface. C kt i F V 5

xample (continued) (ii) F 9 kt/q; S 8 kt/q here F 9 kt/q mean [ i (bulk) F ] 9 kt; i.e., i F. Thu the emiconductor i n-type. i below S 8 kt/q mean that i (bulk) i (urface) 8 kt; So band bend upward near the urface. The urface i inverted ince the urface ha the ame number of hole a the bulk ha electron. C -9kT i F V 6

7

Delta-depletion olution Conider p-type ilicon Accumulation condition V G < 0 M O S p- The accumulation charge are mobile hole, and appear cloe to the urface and fall-off rapidly a x increae. Aume that the free carrier concentration at the oxideemiconductor interface i a δ- function. Accumulation of hole x Charge on metal Q M Charge on emiconductor (charge on metal) Q Accumulation Q M 8

9

0

Delta depletion olution (cont.) Conider p-type, depletion condition Apply V G uch that < F Charge in are immobile ion - reult in depletion layer imilar to that in pn junction or Schottky diode. V G > 0 M O S p- W q N A A W Q M ( ) (+) If urface potential i (with repect to the bulk), then the depletion layer width W will be qn A S and qna W Q M At the tart of inverion, F and W W w T qna Depletion of hole d/dx qn A / i x F /

Depletion layer width, W and -field For a p + n junction, or a MS (n-) junction, the depletion layer width i given by: / Where V W Vbi qn bi i related to the amount of band bending. V bi in Volt i numerically D equal to the amount of band bending in ev. max qn qn D W D V bi / For MOS, the ame equation applie, except that V bi i replaced by. max (in ) qn D n-type / or qn A p-type /

Delta depletion olution (cont.) Conider p-, trong inverion. Once inverion charge appear, they remain cloe to the urface ince they are mobile. Any additional voltage to the gate reult in extra Q M in gate and get compenated by extra inverion electron in emiconductor. V G >>0 Q M M O S w p- Depletion of hole Inverion electron: δ-function-like So, depletion layer doe not have to increae to balance the charge on the metal. lectron appear a δ-function near the urface. Maximum depletion layer width W W T 3

Gate voltage relationhip Applied gate voltage will be equal to the voltage acro the oxide plu the voltage acro the emiconductor. Conider p-type. V G ox + Semi Semi (x 0) (bulk) S ox x ox ox No drop in the metal!! V G > 0 M O S p- ox Semi (From what we learned in N 35, the boundary condition tate that a ( D D ) ρ nce the interface doe not have any charge up to inverion, we can ay that D ox D i 0 or ox ox ox ( / ox ) 4

Gate voltage relationhip (cont.) A F A A A 0 for / / qn qn qn W qn < < 5 F A ox ox ox ox ox ox G 0 for + + + / qn x x x V