HCC4527B HCF4527B BCD RATE MULTIPLEXER

Similar documents
HCC40147B HCF40147B 10 TO 4 LINE BCD PRIORITY ENCODER

.SET-RESET CAPABILITY

HCC/HCF4042B QUAD CLOCKED D LATCH

HCC/HCF4093B QUAD 2-INPUT NAND SCHMIDT TRIGGERS

HCC/HCF40181B 4-BIT ARITHMETIC LOGIC UNIT

.EXPANDABLE WITH MULTIPLE PACKAGES

HCF4089B BINARY RATE MULTIPLIER

HCC4543B HCF4543B BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIVER HCC/HCF4543B

HCF4532B 8-BIT PRIORITY ENCODER

Obsolete Product(s) - Obsolete Product(s)

HCF4555B DUAL BINARY TO 1 OF 4 DECODER/DEMULTIPLEXER OUTPUT HIGH ON SELECT

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC4511 M74HC4511 BCD TO 7 SEGMENT LATCH/DECODER DRIVER. tpd = 28 ns (TYP.

HCF4543B BCD-TO-7-SEGMENT LATCH/DECODER/LCD DRIVER

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC137 M74HC137 3 TO 8 LINE DECODER/LATCH (INVERTING) tpd = 11 ns (TYP.

Obsolete Product(s) - Obsolete Product(s)

HCF4035B 4 STAGE PARALLEL IN/PARALLEL OUT SHIFT REGISTER

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC85 M74HC85 4-BIT MAGNITUDE COMPARATOR. tpd = 22 ns (TYP.) at VCC =5V

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR. tpd = 13 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC148 M74HC148 8 TO 3 LINE PRIORITY ENCODER. tpd = 15 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC133 M74HC INPUT NAND GATE. tpd = 13 ns (TYP.) at VCC =5V

. HIGH SPEED .LOW POWER DISSIPATION .OUTPUT DRIVE CAPABILITY M54HCT138 M74HCT138 3 TO 8 LINE DECODER (INVERTING) t PD = 16 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC354 M74HC354 8 CHANNEL MULTIPLEXER/REGISTER (3 STATE) tpd = 24 ns (TYP.

M74HC4543TTR BCD TO 7 SEGMENT LATCH/DECODER/LCD DRIVER

Obsolete Product(s) - Obsolete Product(s)

M74HCT138TTR 3 TO 8 LINE DECODER (INVERTING)

Obsolete Product(s) - Obsolete Product(s)

M74HCT688TTR 8 BIT EQUALITY COMPARATOR

M74HC20TTR DUAL 4-INPUT NAND GATE

Obsolete Product(s) - Obsolete Product(s)

M74HC147TTR 10 TO 4 LINE PRIORITY ENCODER

Obsolete Product(s) - Obsolete Product(s)

2N2904A-2N2905A 2N2906A-2N2907A

NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4 Bit Counters

74VHCT138ATTR 3 TO 8 LINE DECODER (INVERTING)

NTE40194B Integrated Circuit CMOS, 4 Bit Bidirectional Universal Shift Register

MC MC35172 LOW POWER DUAL BIPOLAR OPERATIONAL AMPLIFIERS.. GOOD CONSUMPTION/SPEED RATIO : ONLY 200µA/Amp FOR 2.1MHz, 2V/µs

LD1117 SERIES LOW DROP FIXED AND ADJUSTABLE POSITIVE VOLTAGE REGULATORS

2N3904 SMALL SIGNAL NPN TRANSISTOR

Dual JK Flip-Flop IW4027B TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE. Rev. 00

12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

TC74HC74AP,TC74HC74AF,TC74HC74AFN

CD4021BC 8-Stage Static Shift Register

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

TEA6422 BUS-CONTROLLED AUDIO MATRIX

TC4013BP,TC4013BF,TC4013BFN

NTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder

MM74HC151 8-Channel Digital Multiplexer

TC74HC373AP,TC74HC373AF,TC74HC373AFW

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

CD4024BC 7-Stage Ripple Carry Binary Counter

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

CD4013BC Dual D-Type Flip-Flop

NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

Obsolete Product(s) - Obsolete Product(s)

TC74HC7292AP,TC74HC7292AF

STD5N20L N-CHANNEL 200V Ω - 5A DPAK STripFET MOSFET

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

TC4511BP,TC4511BF TC4511BP/BF. TC4511B BCD-to-Seven Segment Latch/Decoder/Driver. Pin Assignment. Display

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC157 Quad 2-Input Multiplexer

CD4028BC BCD-to-Decimal Decoder

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

74VHC393 Dual 4-Bit Binary Counter

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

ST3L01 TRIPLE VOLTAGE REGULATOR

MM74HC251 8-Channel 3-STATE Multiplexer

MM74HC374 3-STATE Octal D-Type Flip-Flop

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

CD4028BC BCD-to-Decimal Decoder

MM74HC175 Quad D-Type Flip-Flop With Clear

L78L00 SERIES POSITIVE VOLTAGE REGULATORS

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear


Obsolete Product(s) - Obsolete Product(s)

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

MM74HC175 Quad D-Type Flip-Flop With Clear

TC74HC148AP,TC74HC148AF

UNISONIC TECHNOLOGIES CO., LTD U74HC164

MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters

7.5A LOW DROP POSITIVE VOLTAGE REGULATOR ADJUSTABLE AND FIXED. October 2002

NE556 SA556 - SE556 GENERAL PURPOSE DUAL BIPOLAR TIMERS. LOW TURN OFF TIME MAXIMUM OPERATING FREQUENCY GREATER THAN 500kHz

MM74C73 Dual J-K Flip-Flops with Clear and Preset

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

MM82C19 16-Line to 1-Line Multiplexer

Features. Y Wide supply voltage range 3V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL compatibility Fan out of 2

MM74C93 4-Bit Binary Counter

MM74HC154 4-to-16 Line Decoder

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

MM74HC138 3-to-8 Line Decoder

Excellent Integrated System Limited

NTE4501 Integrated Circuit CMOS, Dual 4 Input NAND Gate, 2 Input NOR/OR Gate, 8 Input AND/NAND Gate

LD1117A SERIES LOW DROP FIXED AND ADJUSTABLE POSITIVE VOLTAGE REGULATORS

. DIRECTLY CALIBRATED IN o K. . 1 o C INITIAL ACCURACY. . OPERATES FROM 450µA TO 5mA .LESS THAN 1Ω DYNAMIC IMPEDANCE LM135 LM235-LM335,A

Transcription:

HCC4527B HCF4527B BCD RATE MULTIPLEXER CASCADABLE IN MULTIPLES OF 4-BITS SET TO 9 INPUT AND 9 DETECT OUTPUT QUIESCENT CURRENT SPECIFIED TO 20 FOR HCC DEICE STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS 5, 10 AND 15 PARAMETRIC RATINGS INPUT CURRENT OF 100nA AT 18 AND 25 o C. FOR HCC DEICE 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC TEN- TATIE STANDARD N. 13A, STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEICES EY (Plastic Package) F (Ceramic Package) C1 (Chip Carrier) ORDER CODES : HCC4076BF HCF4076BEY HCF4076BC1 PIN CONNECTIONS DESCRIPTION The HCC4527B (extended temperature range) and HCF4527B (intermediate temperature range) are monolithic integrated circuit, available in 16-lead dual in line plastic or ceramic package. The is a low power 4 bit digital rate multiplier that provides an output pulse rate which is the clock input pulse rate multiplied by 1/10 times the BCD input. For example, when the BCD input is 8, there will be 8 output pulses for every 10 input pulses. This device may be used to preform arithmetic operatio (add, subtract, divide, raise to a power), solve algebraic and differential equatio, generate naturel logarithms and trigonometric func- September 1990 1/13

FUNCTIONAL DIAGRAM ABSOLUTE MAXIMUM RATING Symbol Parameter alue Unit DD * Supply oltage: HCC Types HCF Types -0.5 to +20-0.5 to +18 i Input oltage -0.5 to DD + 0.5 II DC Input Current (any one input) ± 10 ma Ptot Total Power Dissipation (per package) Dissipation per Output Traistor for Top = Full Package Temperature Range 200 100 mw mw Top Operating Temperature: HCC Types HCF Types -55 to +125-40 to +85 T stg Storage Temperature -65 to +150 Stressesabove those listedunder Absolute Maximum Ratings may cause permanent damage to thedevice. This isa stress ratingonly and functional operation of the device at these or any other conditio above those indicated in the operational sectio of this specification is not implied. Exposure to absolute maximum rating conditio for external periods may affect device reliability. * All voltage values are referred to SS pin voltage. o C o C o C RECOMMENDED OPERATING CONDITIONS Symbol Parameter alue Unit DD Supply oltage: HCC Types HCF Types 3to18 3to15 I Input oltage 0 to DD Top Operating Temperature: HCC Types HCF Types -55 to +125-40 to +85 o C o C 2/13

LOGIC DIAGRAM 3/13

TRUTH TABLE Inputs Number of Pulsed or Logic Level (0 = Low; 1 = High; X = Don t Care) D C B A CLK INH IN STR CAS CLR SET OUT OUT Outputs Number of Pulses or Output Logic Level (L = LOW; H = High) 0 0 0 0 10 0 0 0 0 0 L H 1 1 0 0 0 1 10 0 0 0 0 0 1 1 1 1 0 0 1 0 10 0 0 0 0 0 2 2 1 1 0 0 1 1 10 0 0 0 0 0 3 3 1 1 0 1 0 0 10 0 0 0 0 0 4 4 1 1 0 1 0 1 10 0 0 0 0 0 5 5 1 1 0 1 1 0 10 0 0 0 0 0 6 6 1 1 0 1 1 1 10 0 0 0 0 0 7 7 1 1 1 0 0 0 10 0 0 0 0 0 8 8 1 1 1 0 0 1 10 0 0 0 0 0 9 9 1 1 1 0 1 0 10 0 0 0 0 0 8 8 1 1 1 0 1 1 10 0 0 0 0 0 9 9 1 1 1 1 0 0 10 0 0 0 0 0 8 8 1 1 1 1 0 1 10 0 0 0 0 0 9 9 1 1 1 1 1 0 10 0 0 0 0 0 8 8 1 1 1 1 1 1 10 0 0 0 0 0 9 9 1 1 X X X X 10 1 0 0 0 0 H X X X X 10 0 1 0 0 0 L H 1 1 X X X X 10 0 0 1 0 0 H 1 1 1 X X X 10 0 0 0 1 0 10 10 H L 0 X X X 10 0 0 0 1 0 L H H L X X X X 10 0 0 0 0 1 L H L H Output same as the first 16 lines of this truth table (depending on value of A, B, C, D) Depends on internal state of counter. INH OUT 9 OUT 4/13

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditio) Symbol IL OH OL IH IL I OH IOL Parameter Quiescent Current Output High oltage Output Low oltage Input High oltage Input Low oltage Output Drive Current Output Sink Current HCC Types HCF Types HCC Types HCF Types HCC Types HCF Types I () Test Conditios O () IO (µa) DD () alue TLOW * 25 o C THIGH * Min. Max. Min. Typ. Max. Min. Max. 0/5 5 5 0.04 5 150 0/10 10 10 0.04 10 300 0/15 15 20 0.04 20 600 0/20 20 100 0.08 100 3000 0/5 5 20 0.04 20 150 0/10 10 40 0.04 40 300 0/15 15 80 0.04 80 600 0/5 < 1 5 4.95 4.95 4.95 0/10 < 1 10 9.95 9.95 9.95 0/15 < 1 15 14.95 14.95 14.95 5/0 < 1 5 0.05 0.05 0.05 10/0 < 1 10 0.05 0.05 0.05 15/0 < 1 15 0.05 0.05 0.05 0.5/4.5 < 1 5 3.5 3.5 3.5 1/9 < 1 10 7 7 7 1.5/13.5 < 1 15 11 11 11 4.5/0.5 < 1 5 1.5 1.5 1.5 9/1 < 1 10 3 3 3 13.5/1.5 < 1 15 4 4 4 0/5 2.5 5-2 -1.6-3.2-1.15 0/5 4.6 5-0.64-0.51-1 -0.36 0/10 9.5 10-1.6-1.3-2.6-0.9 0/15 13.5 15-4.2-3.4-6.8-2.4 0/5 2.5 5-1.53-1.36-3.2-1.1 0/5 4.6 5-0.52-0.44-1 -0.36 0/10 9.5 10-1.3-1.1-2.6-0.9 0/15 13.5 15-3.6-3.0-6.8-2.4 0/5 0.4 5 0.64 0.51 1 0.36 0/10 0.5 10 1.6 1.3 2.6 0.9 0/15 1.5 15 4.2 3.4 6.8 2.4 0/5 0.4 5 0.53 0.44 1 0.36 0/10 0.5 10 1.3 1.1 2.6 0.9 0/15 1.5 15 3.6 3.0 6.8 2.4 IIH, IIL Input Leakage 0/18 18 ±0.1 ±10-5 ±0.1 ±1 µa Any Input Current 0/15 15 ±0.3 ±10-5 ±0.3 ±1 µa CI Input Capacitance Any Input 5 7.5 pf *TLOW =-55 o CforHCC device: -40 o C for HCF device. *THIGH =+125 o CforHCC device: +85 o C for HCF device. The Noise Margin for both 1 and 0 level is: 1 min. with DD = 5, 2 min. with DD = 10, 2.5 min. withdd =15 Unit µa ma ma 5/13

DYNAMIC ELECTRICAL CHARACTERISTICS (Tamb =25 o C, CL =50pF,RL= 200 KΩ, typical temperature coefficent for all DD values is 03 %/ o C, all input rise and fall times= 20 ) Symbol tplh tphl t PLH t PHL t PLH tphl t PLH tphl t PLH t PHL tplh t PHL tplh tphl t PLH tphl Parameter Clock to Output) Clock or Strobe to Output Clock to Inhibit Output Clock to Inhibit Output Clear to Output Clock to 9 or 1 Q Output Cascade to Output Inhibit Input to Inhibit Output Set to Output Test Conditio alue DD () Min. Typ. Max. 5 110 220 10 55 110 15 45 90 5 150 300 10 75 150 15 60 120 5 320 640 10 145 290 15 100 200 5 250 500 10 100 200 15 75 150 5 380 760 10 175 550 15 130 260 5 300 600 10 125 250 15 90 180 5 90 180 10 45 90 15 35 70 5 130 260 10 60 120 15 45 90 5 330 660 10 150 300 15 110 220 t THL t TLH Traition Time 5 10 100 50 200 100 15 40 80 fcl Maximum Clock Frequency 5 1.2 2.4 10 2.5 5 15 3.5 7 tw Clock Pulse Width 5 330 165 10 170 85 15 100 50 t r,t f Clock Rise or Fall Time 5 15 10 15 15 15 tw Set or Clear Pulse Width 5 160 80 10 90 45 15 60 30 tsetup Inhibit Input Setup Time 5 100 50 10 40 20 15 20 10 Unit MHz µs 6/13

DYNAMIC ELECTRICAL CHARACTERISTICS (continued) Test Conditio alue Symbol Parameter DD () Min. Typ. Max. tr Inhibit Input Removal Time 5 240 120 10 130 65 15 110 55 tr Set Remova Time 5 150 75 10 80 40 15 50 25 t R Clear Removal Time 5 60 30 10 40 20 15 30 15 Unit APPLICATION NOTE For fractional multipliers with more than one digit, devices may be cascated in two different modes: the Add mode and the Mltiply mode (see figures 1 and 2). When two units are cascated in Add mode and programmed to 9 and 4 respectively, the more significant unit will have 9 output pulses for every 10 input pulses and the other unit will have 4 output pulses for every 100 input pulses for a total of: 9 10 + 4 100 = 94 100 In the multiply mode, the fraction programmed into the first rate multiplier is multiplied by the fraction programmed into the second one: If N1 = 9 and N2 =4 f out2 = 4 10 f out1 f out1 = 9 10 f clock f out2 = 4 10 9 10 f clock = 36 100 f clock Therefore 36 output pulses for every 100 clock input pulses. 7/13

Fig. 1: Two Cascaded in The Add Mode With a Preset Number Fig. 2: Two Cascaded in The Multiply Mode With a Preset Number 8/13

Fig. 3: Timing Diagram (see Logic Diagram) 9/13

Plastic DIP16 (0.25) MECHANICAL DATA DIM. mm inch MIN. TYP. MAX. MIN. TYP. MAX. a1 0.51 0.020 B 0.77 1.65 0.030 0.065 b 0.5 0.020 b1 0.25 0.010 D 20 0.787 E 8.5 0.335 e 2.54 0.100 e3 17.78 0.700 F 7.1 0.280 I 5.1 0.201 L 3.3 0.130 Z 1.27 0.050 P001C 10/13

Ceramic DIP16/1 MECHANICAL DATA DIM. mm inch MIN. TYP. MAX. MIN. TYP. MAX. A 20 0.787 B 7 0.276 D 3.3 0.130 E 0.38 0.015 e3 17.78 0.700 F 2.29 2.79 0.090 0.110 G 0.4 0.55 0.016 0.022 H 1.17 1.52 0.046 0.060 L 0.22 0.31 0.009 0.012 M 0.51 1.27 0.020 0.050 N 10.3 0.406 P 7.8 8.05 0.307 0.317 Q 5.08 0.200 P053D 11/13

PLCC20 MECHANICAL DATA DIM. mm inch MIN. TYP. MAX. MIN. TYP. MAX. A 9.78 10.03 0.385 0.395 B 8.89 9.04 0.350 0.356 D 4.2 4.57 0.165 0.180 d1 2.54 0.100 d2 0.56 0.022 E 7.37 8.38 0.290 0.330 e 1.27 0.050 e3 5.08 0.200 F 0.38 0.015 G 0.101 0.004 M 1.27 0.050 M1 1.14 0.045 P027A 12/13

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no respoability for the coequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No licee is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specificatiomentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronicsproducts are not authorized foruse ascritical componentsin life support devices or systems without express written approval of SGS-THOMSON Microelectonics. 1994 SGS-THOMSON Microelectronics - All Rights Reserved SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A 13/13