Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Similar documents
Lecture 7: Karnaugh Map, Don t Cares

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

CHAPTER III BOOLEAN ALGEBRA

CHAPTER III BOOLEAN ALGEBRA

Karnaugh Maps Objectives

Gate-Level Minimization

Chapter 2 Combinational Logic Circuits

UNIT 5 KARNAUGH MAPS Spring 2011

This form sometimes used in logic circuit, example:

CHAPTER 5 KARNAUGH MAPS

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Unit 2 Session - 6 Combinational Logic Circuits

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

Midterm1 Review. Jan 24 Armita

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

Advanced Digital Design with the Verilog HDL, Second Edition Michael D. Ciletti Prentice Hall, Pearson Education, 2011

Digital Logic Design. Combinational Logic

Karnaugh Map & Boolean Expression Simplification

MC9211 Computer Organization

ENG2410 Digital Design Combinational Logic Circuits

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

Chapter 2 Combinational Logic Circuits

Unit 2 Boolean Algebra

ELC224C. Karnaugh Maps

Chapter 2 Boolean Algebra and Logic Gates

Signals and Systems Digital Logic System

CHAPTER 3 BOOLEAN ALGEBRA

Simplifying Logic Circuits with Karnaugh Maps

Optimizations and Tradeoffs. Combinational Logic Optimization

Unit 2 Boolean Algebra

CHAPTER 2 BOOLEAN ALGEBRA

Chapter 3. Boolean Algebra. (continued)

Chap 2. Combinational Logic Circuits

Chapter 2 : Boolean Algebra and Logic Gates

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

Minimization techniques

Chapter-2 BOOLEAN ALGEBRA

Number System conversions

EEE130 Digital Electronics I Lecture #4

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

Computer Organization I. Lecture 13: Design of Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits

211: Computer Architecture Summer 2016

Logic Design. Chapter 2: Introduction to Logic Circuits

DIGITAL ELECTRONICS & it0203 Semester 3

CSE 140: Components and Design Techniques for Digital Systems

ELCT201: DIGITAL LOGIC DESIGN

Lecture 4: Four Input K-Maps

Spiral 1 / Unit 5. Karnaugh Maps

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

Boolean Algebra & Logic Gates. By : Ali Mustafa

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

Digital Circuit And Logic Design I. Lecture 4

The Karnaugh Map COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

ECE 238L Boolean Algebra - Part I

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES

Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

Review for Test 1 : Ch1 5

Solutions to Assignment No 5 Digital Techniques Fall 2007

Lecture 17: Designing Sequential Systems Using Flip Flops

Boolean Algebra, Gates and Circuits

Midterm Examination # 1 Wednesday, February 25, Duration of examination: 75 minutes

Week-I. Combinational Logic & Circuits

Slide Set 3. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

COM111 Introduction to Computer Engineering (Fall ) NOTES 6 -- page 1 of 12

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

Logic Design I (17.341) Fall Lecture Outline

UNIT 3 BOOLEAN ALGEBRA (CONT D)

Systems I: Computer Organization and Architecture

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

Chapter 7 Logic Circuits

Administrative Notes. Chapter 2 <9>

Combinational Logic Fundamentals

Binary logic consists of binary variables and logical operations. The variables are

BOOLEAN ALGEBRA TRUTH TABLE

Z = F(X) Combinational circuit. A combinational circuit can be specified either by a truth table. Truth Table

Chapter 2 Combinational Logic Circuits

Chapter 2: Switching Algebra and Logic Circuits

1. Expand each of the following functions into a canonical sum-of-products expression.

Chapter 2 Combinational Logic Circuits

Karnaugh Maps ف ر آ ا د : ا ا ب ا م آ ه ا ن ر ا

UNIVERSITI TENAGA NASIONAL. College of Information Technology

CSE 140 Midterm I - Solution

Lecture 2 Review on Digital Logic (Part 1)

Combinational Logic. Review of Combinational Logic 1

Chapter 2. Boolean Algebra and Logic Gates

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

Combinatorial Logic Design Principles

ENGG 1203 Tutorial - 2 Recall Lab 2 - e.g. 4 input XOR. Parity checking (for interest) Recall : Simplification methods. Recall : Time Delay

Boolean Algebra and Logic Simplification

CS 226: Digital Logic Design

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Digital Circuit And Logic Design I. Lecture 3

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

CHAPTER1: Digital Logic Circuits Combination Circuits

Digital Logic Design. Malik Najmus Siraj

Logic Simplification. Boolean Simplification Example. Applying Boolean Identities F = A B C + A B C + A BC + ABC. Karnaugh Maps 2/10/2009 COMP370 1

Transcription:

EE210: Switching Systems Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps Prof. YingLi Tian Feb. 21/26, 2019 Department of Electrical Engineering The City College of New York The City University of New York (CUNY) 1

Create Truth Table The system has four inputs. The first two, a and b, represent a number in the range 1 to 3 (0 is not used). The other two, c and d, represent a second number in the same range. The output, y, is to be 1 if and only if the first number is greater than the second or the second is 2 greater than the first. 2

3

Create Truth Table The system has four inputs, a, b, c, and d, and one output, f. The last three inputs (b, c, d) represent a binary number, n, in the range 0 to 7; however, the input 0 never occurs. The first input (a) specifies which of two computations is made. a 0: f is 1 iff n is a multiple of 2 a 1: f is 1 iff n is a multiple of 3 4

5

Manipulation of Algebraic Functions In addition to simplification, manipulation is needed sometimes to put an expression in a certain format such as SOP, sum of minterms, POS, or product of maxterms etc. For example, only use two-input gates. SOP: x y + xy + xyz Sum of minterms: xyz + x yz POS: (x + y )(x + y)(x + z ) Product of maxterms: (x+y+z)(x + y+ z ) 6

Manipulation of Algebraic Functions P14a: ab + a c = ( a + c)(a + b) Example: Implement the following function by using only two-input gates f = ab c + a c d +bd = c (ab + a d ) + bd A volunteer to draw the two-input gate circuit: a) Use AND and OR gates b) Use NAND gates 7

Manipulation of Algebraic Functions Example: Implement the function by using only two-input gates f = ab c + a c d +bd = c (ab + a d ) + bd a) Use AND and OR gates b) Use NAND gates 8

Boolean Postulates P1: X = 0 or X = 1 P2: 0 0 = 0 P3: 1 + 1 = 1 P4: 0 + 0 = 0 P5: 1 1 = 1 P6: 1 0 = 0 1 = 0 P7: 1 + 0 = 0 + 1 = 1 9

Boolean Laws -- 1 Commutative Law (a) A + B = B + A (b) A B = B A Associate Law (a) (A + B) + C = A + (B + C) (b) (A B) C = A (B C) Distributive Law (a) A (B + C) = A B + A C (b) A + (B C) = (A + B) (A + C) Identity Law (a) A + A = A (b) A A = A 10

Boolean Laws -- 2 Redundancy Law (a) A + A B = A (b) A (A + B) = A Null: (a) 0 + A = A (b) 0 A = 0 Complement: (a) A + A = 1 (b) AA = 0 11

From Function to Truth Table f(x, y, z) = x y + xy + xyz 12

From Function to Truth Table f(x, y, z) = x y + xy + xyz x y z f 0 0 0 0 0 0 1 0 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 0 1 1 1 1 13

From Function to Truth Table f(x, y, z) = x y + xy 14

From Function to Truth Table f(x, y, z) = x y + xy x y z f 0 0 0 0 0 0 1 0 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 0 1 1 1 0 How about f(x, y, z) = x y? 15

The Karnaugh Map (K-map) K-map is a graphical approach to finding minimum SOP expressions (prime implicants) for function simplification. K-map is very useful for small design problems of 3-4 variables (up to 6 variables) Solutions for Problems of more that 6 variables can be found in Chapter 4, we will NOT cover them in this course. 16

Goals Given a function described by a truth table or logic function Draw the Karnaugh Map for the function. Use the information from a Karnaugh Map to determine the smallest sum-of-products (SOP) function. 17

Two-variable Karnaugh maps K-map is a graphical representation of a truth table. Two adjacent cells (horizontal or vertical) in the map differ by a change in one variable. The order of terms goes 00, 01, 11, 10. Note: NOT 00, 01, 10, 11. 18

Two-variable Karnaugh maps 19

Three-variable Karnaugh maps Wrong 20

The Karnaugh maps Product terms corresponding to the sum of two minterms appear as two adjacent 1 s on the map. 21

The Karnaugh maps Product terms corresponding to the sum of two minterms appear as two adjacent 1 s on the map. 22

Four-variable Karnaugh maps There are 16 cells in the 4-variable K-map. 23

Group of 4 1s on K-maps 24

Group of 8 1s on K-maps A D 25

Implicant An implicant is a rectangle of 1, 2, 4, 8,... (any power of 2) 1 s. That rectangle may not include any 0 s.

Implicant -- 2 The implicants of F are Minterms Groups of 2 Groups of 4 A B C D A CD CD A B CD BCD A BCD ACD ABC D B CD ABC D ABC ABCD ABD AB CD

Prime Implicant A prime implicant is an implicant that (from the point of view of the map) is not fully contained in any one other implicant. An essential prime implicant is a prime implicant that includes at least one 1 that is not included in any other prime implicant. prime implicant, but not essential prime implicant

Basic Rules of Karnaugh maps Anytime you have N variables, you will have 2 N possible combinations, and 2 N places in a truth table or K-Map. In a Karnaugh Map of any size, crossing a vertical or horizontal cell boundary is a change of only one variable -- no matter how many variables there are. Each single cell that contains a 1 represents a minterm in the function, and each minterm can be thought of as a "product" term with N variables. To combine variables, use groups of 2, 4, 8, etc. A group of 2 in an N-variable Karnaugh map will give you a "product" term with N-1 variables. A group of 4 will have N-2 variables, etc. You will never have a group of 3, a group of 5, etc. 29

Create K-map from Expressions f (x, y, z)= x yz + x yz + xy z + xy z + xyz

Simplification of Algebraic Expressions Example in Lecture 4: (1) x yz + x yz + xy z + xy z + xyz (2) x y + xy + xyz (3) x y + xy + xz (4) x y + xy + yz 31

Create K-map from Expressions f (A, B, C, D)= A B C D + A BC D + AB C D + ABC D + AB C D + A B CD + A BCD + AB CD + A B CD + ABCD + AB CD = m(0, 2, 3, 4,7, 8, 9, 10, 11, 13, 14)

Create K-map from Expressions f (A, B, C, D)= A B C D + A BC D + AB C D + ABC D + AB C D + A B CD + A BCD + AB CD + A B CD + ABCD + AB CD = m(0, 2, 3, 4,7, 8, 9, 10, 11, 13, 14)

Get expression from K-Map Practice 1 Write out the numerical expression of the following K-map 34

Get expression from K-Map Practice 2 Write out the numerical expressions of the following K-maps 35

Announcement: Review Chapter 3.1 HW2 is due Feb. 28. HW3 is out, due on Mar. 5. Next class (Chapter 3.2-3.5): Karnaugh Map Don t Cares Five and Six Variable K-Maps 36