In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Similar documents
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHB108NQ03LT. N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

N-channel TrenchMOS logic level FET

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

N-channel TrenchMOS logic level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

BUK B. N-channel TrenchMOS logic level FET

BUK B. N-channel TrenchMOS standard level FET

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

PHP110NQ08T. N-channel TrenchMOS standard level FET

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

BUK A. N-channel TrenchMOS standard level FET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

60 V, 0.3 A N-channel Trench MOSFET

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

PSMN002-25P; PSMN002-25B

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

BUK A. N-channel TrenchMOS logic level FET

PSMN D. N-channel TrenchMOS SiliconMAX standard level FET

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

BUK A. N-channel TrenchMOS logic level FET

PSMN015-60PS. N-channel 60 V 14.8 mω standard level MOSFET. High efficiency due to low switching and conduction losses

PHM21NQ15T. TrenchMOS standard level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

12 V, 24 V and 42 V loads Automotive systems General purpose power switching Motors, lamps and solenoids

BUK A. 12 V, 24 V and 42 V loads Automotive and general purpose power switching Motors, lamps and solenoids

PHP7NQ60E; PHX7NQ60E

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

BUK A. Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

PSMN BS. High efficiency due to low switching and conduction losses

PSMN017-60YS. N-channel LFPAK 60 V 15.7 mω standard level MOSFET

PSMN YS. N-channel LFPAK 100 V 39.5 mω standard level MOSFET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN4R0-40YS. N-channel LFPAK 40 V 4.2 mω standard level MOSFET

PSMN7R0-60YS. N-channel LFPAK 60 V 6.4 mω standard level MOSFET

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

PSMN5R5-60YS. N-channel LFPAK 60 V, 5.2 mω standard level FET

Dual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package.

PSMN012-60YS. N-channel LFPAK 60 V, 11.1 mω standard level MOSFET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

BUK6C2R1-55C. N-channel TrenchMOS intermediate level FET

PSMN YS. N-channel 100V 12mΩ standard level MOSFET in LFPAK

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Silicon N-channel dual gate MOS-FET IMPORTANT NOTICE. use

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

TrenchMOS ultra low level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMNR90-30BL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

PSMN4R0-60YS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

PSMN YL. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel TrenchMOS logic level FET

PSMN PS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

Transcription:

Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/, use http://www.nexperia.com Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email) Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below: - NXP N.V. (year). All rights reserved or Koninklijke Philips Electronics N.V. (year). All rights reserved Should be replaced with: - Nexperia B.V. (year). All rights reserved. If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via salesaddresses@nexperia.com). Thank you for your cooperation and understanding, Kind regards, Team Nexperia

Rev. 1 28 November 26 Product data sheet 1. Product profile 1.1 General description N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2 Features Fast switching Low thermal resistance 1.3 Applications DC-to-DC converters Computer motherboard 1.4 Quick reference data V DS 25 V R DSon 9.5 mω I D 75 A Q GD = 3.2 nc (typ) 2. Pinning information Table 1. Pinning Pin Description Simplified outline Symbol 1 gate (G) 2 drain (D) [1] mb mb 3 source (S) mb mounting base; connected to drain (D) G D 2 1 3 SOT428 (DPAK) [1] It is not possible to make a connection to pin 2 of the SOT428 package. 1 2 3 SOT533 (IPAK) mbb76 S

3. Ordering information Table 2. Type number Ordering information Package Name Description Version PHD77NQ3T DPAK plastic single-ended surface-mounted package; 3 leads SOT428 (one lead cropped) PHU77NQ3T IPAK plastic single-ended package; 3 leads (in-line) SOT533 4. Limiting values Table 3. Limiting values In accordance with the Absolute Maximum Rating System (IEC 6134). Symbol Parameter Conditions Min Max Unit V DS drain-source voltage 25 C T j 175 C - 25 V V DGR drain-gate voltage (DC) 25 C T j 175 C; R GS =2kΩ - 25 V V GS gate-source voltage - ±2 V I D drain current T mb =25 C; V GS = 1 V; see Figure 2 and 3-75 A T mb = 1 C; V GS = 1 V; see Figure 2-55.9 A I DM peak drain current T mb =25 C; pulsed; t p 1 µs; see Figure 3-24 A P tot total power dissipation T mb =25 C; see Figure 1-17 W T stg storage temperature 55 +175 C T j junction temperature 55 +175 C Source-drain diode I S source current T mb =25 C - 75 A I SM peak source current T mb =25 C; pulsed; t p 1 µs - 24 A Avalanche ruggedness E DS(AL)S non-repetitive drain-source avalanche energy unclamped inductive load; I D =32A; t p =.17 ms; V DS 25 V; R GS =5Ω; V GS = 1 V; starting at T j =25 C - 1 mj Product data sheet Rev. 1 28 November 26 2 of 13

12 3aa16 12 3aab282 P der (%) I der (%) 8 8 4 4 5 1 15 2 T mb ( C) 5 1 15 2 T mb ( C) Fig 1. P der P tot I D = ----------------------- 1 % I P der = ------------------- tot( 25 C) I 1 % D25 C ( ) Normalized total power dissipation as a function of mounting base temperature Fig 2. Normalized continuous drain current as a function of mounting base temperature 1 3 3aab283 I D (A) 1 2 Limit R DSon = V DS / I D t p = 1 µs 1 µs 1 DC 1 ms 1 1 1 1 2 V DS (V) Fig 3. T mb =25 C; I DM is single pulse Safe operating area; continuous and peak drain currents as a function of drain-source voltage Product data sheet Rev. 1 28 November 26 3 of 13

5. Thermal characteristics Table 4. Thermal characteristics Symbol Parameter Conditions Min Typ Max Unit R th(j-mb) thermal resistance from junction to mounting base see Figure 4 - - 1.4 K/W R th(j-a) thermal resistance from junction to ambient SOT428 minimum footprint [1] - 75 - K/W SOT44 minimum footprint [1] - 5 - K/W SOT533 vertical in free air - 7 - K/W [1] Mounted on a printed-circuit board; vertical in still air. 1 3aab284 Z th(j-mb) (K/W) 1 δ =.5.2 1-1.1.5.2 single pulse P t p δ = T 1-2 1-5 1-4 1-3 1-2 1-1 1 t p (s) t p T t Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration Product data sheet Rev. 1 28 November 26 4 of 13

6. Characteristics Table 5. Characteristics T j =25 C unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit Static characteristics V (BR)DSS drain-source breakdown I D = 25 µa; V GS =V voltage T j =25 C 25 - - V T j = 55 C 25 - - V V GS(th) gate-source threshold voltage I D = 1 ma; V DS =V GS ; see Figure 9 and 1 T j =25 C 2.1 2.65 3.2 V T j = 175 C 1.35 - - V T j = 55 C - - 3.65 V I DSS drain leakage current V DS =25V; V GS =V T j =25 C - - 1 µa T j = 175 C - - 5 µa I GSS gate leakage current V GS = ±2 V; V DS = V - - 1 na R G gate resistance f = 1 MHz - 1.2 - Ω R DSon drain-source on-state resistance V GS = 1 V; I D = 25 A; see Figure 6 and 8 T j =25 C - 8.3 9.5 mω T j = 175 C - 15 17.1 mω Dynamic characteristics Q G(tot) total gate charge I D = 25 A; V DS =12V; V GS =1V; - 17.1 - nc Q GS gate-source charge see Figure 11 and 12-6 - nc Q GS1 pre-v GS(th) gate-source charge - 3.2 - nc Q GS2 post-v GS(th) gate-source charge - 2.8 - nc Q GD gate-drain charge - 3.2 - nc V GS(pl) gate-source plateau voltage - 5 - V Q G(tot) total gate charge I D = A; V DS =V; V GS = 4.5 V - 6.2 - nc C iss input capacitance V GS =V; V DS = 12 V; f = 1 MHz; - 86 - pf C oss output capacitance see Figure 14-4 - pf C rss reverse transfer capacitance - 165 - pf C iss input capacitance V GS =V; V DS = V; f = 1 MHz - 12 - pf t d(on) turn-on delay time V DS =12V; R L =.5 Ω; V GS =1V; - 8.3 - ns t r rise time R G = 5.6 Ω - 7.6 - ns t d(off) turn-off delay time - 24.8 - ns t f fall time - 6.6 - ns Source-drain diode V SD source-drain voltage I S = 25 A; V GS = V; see Figure 13 -.9 1.2 V t rr reverse recovery time I S = 2 A; di S /dt = 1 A/µs; V GS =V - 34 - ns Q r recovered charge - 12.5 - nc Product data sheet Rev. 1 28 November 26 5 of 13

8 I D (A) V GS (V) = 1 3aab285 8 7 2 R DSon (mω) V GS (V) = 5.2 3aab286 5.6 6 6 6 15 4 5.6 5.2 1 7 8 1 2 4.8 5 4.4 4 3.8.2.4.6.8 1 V DS (V) 2 4 6 8 I D (A) T j =25 C T j =25 C Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values Fig 6. Drain-source on-state resistance as a function of drain current; typical values 8 3aab287 2 3af18 I D (A) 6 a 1.5 4 1 2 T j = 15 C 25 C.5 2 4 6 8 V GS (V) -6 6 12 18 T j ( C) T j =25 C and 175 C; V DS >I D R DSon R a = DSon ----------------------------- R DSon( 25 C) Fig 7. Transfer characteristics: drain current as a function of gate-source voltage; typical values Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature Product data sheet Rev. 1 28 November 26 6 of 13

4 3aab33 1-3 3aab34 V GS(th) (V) 3 max typ I D (A) 1-4 min typ max 2 min 1-5 1-6 6 12 18 T j ( C) 1-6 1 2 3 4 V GS (V) Fig 9. I D = 1 ma; V DS =V GS T j =25 C; V DS =5V Gate-source threshold voltage as a function of junction temperature Fig 1. Sub-threshold drain current as a function of gate-source voltage 1 V GS (V) 8 I D = 25 A T j = 25 C 3aab288 V DS 6 12 V V DS = 19 V I D V GS(pl) 4 V GS(th) 2 V GS Q GS1 Q GS2 4 8 12 16 2 Q G (nc) Q GS Q G(tot) Q GD 3aaa58 I D = 25 A; V DS = 12 V and 19 V Fig 11. Gate-source voltage as a function of gate charge; typical values Fig 12. Gate charge waveform definitions Product data sheet Rev. 1 28 November 26 7 of 13

8 3aab289 1 4 3aab29 I S (A) 6 C (pf) 4 1 3 C iss 2 15 C T j = 25 C C oss.2.4.6.8 1 1.2 V SD (V) C rss 1 2 1-1 1 1 V DS (V) 1 2 T j =25 C and 175 C; V GS =V Fig 13. Source current as a function of source-drain voltage; typical values V GS = V; f = 1 MHz Fig 14. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values 1 4 3aab291 C (pf) C iss 1 3 C rss 1 2 1-1 1 V GS (V) 1 V GS = V; f = 1 MHz Fig 15. Input and reverse transfer capacitances as a function of gate-source voltage; typical values Product data sheet Rev. 1 28 November 26 8 of 13

7. Package outline Plastic single-ended surface-mounted package (DPAK); 3 leads (one lead cropped) SOT428 y E A A b 2 A 1 E 1 mounting base D 2 D 1 H D L 2 2 1 3 L L 1 b 1 b w M A c e e 1 5 1 mm scale DIMENSIONS (mm are the original dimensions) UNIT mm D A A 1 b b 1 b 2 c D 2 E 1 E 1 e e min min 1 2.38.93.89 1.1 5.46.56 6.22 4. 6.73 4.45 2.285 4.57 2.22.46.71.9 5..2 5.98 6.47 H D L L 1 min L 2 w.5.2 1.4 9.6 2.95 2.55.9.5 y max.2 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT428 TO-252 SC-63 6-2-14 6-3-16 Fig 16. Package outline SOT428 (DPAK) Product data sheet Rev. 1 28 November 26 9 of 13

Plastic single-ended package (IPAK); 3 leads (in-line) SOT533 E E 1 A 1 A D 1 mounting base D 2 L 1 Q L 1 2 3 e 1 b w M c e 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A 1 b c D D2 E E e e L (2) 1 1 1 L 1 max Q w mm 2.38.93.89.56 1.1 6.22 6.73 5.21 4.57 2.285 9.6 1.1 2.22.46.71.46.96 5.98 6.47 5. BSC (1) BSC (1) 2.7 9.2 1..3 Notes 1. Basic spacing between centers. 2. Terminal dimensions are uncontrolled within zone L 1. OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT533 TO-251 5-2-11 6-2-14 Fig 17. Package outline SOT533 (IPAK) Product data sheet Rev. 1 28 November 26 1 of 13

8. Revision history Table 6. Revision history Document ID Release date Data sheet status Change notice Supersedes 261128 Product data sheet - - Product data sheet Rev. 1 28 November 26 11 of 13

9. Legal information 9.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 9.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. 9.3 Disclaimers General Information in this document is believed to be accurate and reliable. However, does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a product can reasonably be expected to result in personal injury, death or severe property or environmental damage. accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 6134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. 9.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. TrenchMOS is a trademark of NXP B.V. 1. Contact information For additional information, please visit: http://www.nxp.com For sales office addresses, send an email to: salesaddresses@nxp.com Product data sheet Rev. 1 28 November 26 12 of 13

11. Contents 1 Product profile.......................... 1 1.1 General description...................... 1 1.2 Features.............................. 1 1.3 Applications........................... 1 1.4 Quick reference data..................... 1 2 Pinning information...................... 1 3 Ordering information..................... 2 4 Limiting values.......................... 2 5 Thermal characteristics................... 4 6 Characteristics.......................... 5 7 Package outline......................... 9 8 Revision history........................ 11 9 Legal information....................... 12 9.1 Data sheet status...................... 12 9.2 Definitions............................ 12 9.3 Disclaimers........................... 12 9.4 Trademarks........................... 12 1 Contact information..................... 12 11 Contents.............................. 13 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 28 November 26 Document identifier: