COLLEGE OF ENGINEERING PUTRAJAYA CAMPUS FINAL EXAMINATION SPECIAL SEMESTER 2013 / 2014

Similar documents
COLLEGE OF ENGINEERING PUTRAJAYA CAMPUS FINAL EXAMINATION SEMESTER / 2014

College of Engineering Department of Electronics and Communication Engineering. Test 2

College of Engineering Department of Electronics and Communication Engineering. Test 1 With Model Answer

CHAPTER 13. Exercises. E13.1 The emitter current is given by the Shockley equation:

V V. This calculation is repeated now for each current I.

Week 11: Differential Amplifiers

Diode. Current HmAL Voltage HVL Simplified equivalent circuit. V γ. Reverse bias. Forward bias. Designation: Symbol:

ELCT 503: Semiconductors. Fall 2014

55:141 Advanced Circuit Techniques Two-Port Theory

55:141 Advanced Circuit Techniques Two-Port Theory

FE REVIEW OPERATIONAL AMPLIFIERS (OP-AMPS)( ) 8/25/2010

Graphical Analysis of a BJT Amplifier

Electrical Engineering Department Network Lab.

Boise State University Department of Electrical and Computer Engineering ECE 212L Circuit Analysis and Design Lab

Boise State University Department of Electrical and Computer Engineering ECE 212L Circuit Analysis and Design Lab

Key component in Operational Amplifiers

Energy Storage Elements: Capacitors and Inductors

VI. Transistor Amplifiers

Copyright 2004 by Oxford University Press, Inc.

ANALOG ELECTRONICS I. Transistor Amplifiers DR NORLAILI MOHD NOH

Physics Courseware Electronics

TUTORIAL PROBLEMS. E.1 KCL, KVL, Power and Energy. Q.1 Determine the current i in the following circuit. All units in VAΩ,,

FE REVIEW OPERATIONAL AMPLIFIERS (OP-AMPS)

I = α I I. Bipolar Junction Transistors (BJTs) 2.15 The Emitter-Coupled Pair. By using KVL: V

Transfer Characteristic

EE C245 ME C218 Introduction to MEMS Design

Lecture 27 Bipolar Junction Transistors

Driving your LED s. LED Driver. The question then is: how do we use this square wave to turn on and turn off the LED?

Lecture 10: Small Signal Device Parameters

ECSE Linearity Superposition Principle Superposition Example Dependent Sources. 10 kω. 30 V 5 ma. 6 kω. 2 kω

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

Electrical Circuits II (ECE233b)

FEEDBACK AMPLIFIERS. v i or v s v 0

6.01: Introduction to EECS 1 Week 6 October 15, 2009

Common Base Configuration

Chapter 6. Operational Amplifier. inputs can be defined as the average of the sum of the two signals.

ELG 2135 ELECTRONICS I SECOND CHAPTER: OPERATIONAL AMPLIFIERS

Linearity. If kx is applied to the element, the output must be ky. kx ky. 2. additivity property. x 1 y 1, x 2 y 2

Output Stages and Power Amplifiers

Department of Electrical and Computer Engineering FEEDBACK AMPLIFIERS

Selected Student Solutions for Chapter 2

EE215 FUNDAMENTALS OF ELECTRICAL ENGINEERING

55:041 Electronic Circuits

matter consists, measured in coulombs (C) 1 C of charge requires electrons Law of conservation of charge: charge cannot be created or

( ) = ( ) + ( 0) ) ( )

I. INTRODUCTION. 1.1 Circuit Theory Fundamentals

G = G 1 + G 2 + G 3 G 2 +G 3 G1 G2 G3. Network (a) Network (b) Network (c) Network (d)

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Circuits and Electronics Spring 2001

5.6 Small-Signal Operation and Models

I. INTRODUCTION. There are two other circuit elements that we will use and are special cases of the above elements. They are:

INDUCTANCE. RC Cicuits vs LR Circuits

6.01: Introduction to EECS I Lecture 7 March 15, 2011

55:041 Electronic Circuits

EE 2006 Electric Circuit Analysis Fall September 04, 2014 Lecture 02

ECE 320 Energy Conversion and Power Electronics Dr. Tim Hogan. Chapter 1: Introduction and Three Phase Power

Electrical Circuits 2.1 INTRODUCTION CHAPTER

Circuits II EE221. Instructor: Kevin D. Donohue. Instantaneous, Average, RMS, and Apparent Power, and, Maximum Power Transfer, and Power Factors

EE 2006 Electric Circuit Analysis Spring January 23, 2015 Lecture 02

3.2 Terminal Characteristics of Junction Diodes (pp )

The Decibel and its Usage

MAE140 Linear Circuits (for non-electrical engs)

EE 330 Lecture 24. Small Signal Analysis Small Signal Analysis of BJT Amplifier

MAE140 - Linear Circuits - Winter 16 Final, March 16, 2016

ELECTRONICS. EE 42/100 Lecture 4: Resistive Networks and Nodal Analysis. Rev B 1/25/2012 (9:49PM) Prof. Ali M. Niknejad

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

Lecture 8: Small signal parameters and hybrid-π model Lecture 9, High Speed Devices 2016

Scroll Generation with Inductorless Chua s Circuit and Wien Bridge Oscillator

Lab 2e Thermal System Response and Effective Heat Transfer Coefficient

UNIVERSITY OF UTAH ELECTRICAL & COMPUTER ENGINEERING DEPARTMENT. 10k. 3mH. 10k. Only one current in the branch:

Two Port Characterizations

Revision: December 13, E Main Suite D Pullman, WA (509) Voice and Fax

1.4 Small-signal models of BJT

Odd/Even Scroll Generation with Inductorless Chua s and Wien Bridge Oscillator Circuits

Flyback Converter in DCM

3.5 Rectifier Circuits

Chapter 10 Sinusoidal Steady-State Power Calculations

Physics 114 Exam 2 Spring Name:

ES 330 Electronics II Homework 04 (Fall 2017 Due Wednesday, September 27, 2017)

#64. ΔS for Isothermal Mixing of Ideal Gases

DEMO #8 - GAUSSIAN ELIMINATION USING MATHEMATICA. 1. Matrices in Mathematica

Calculation of time complexity (3%)

ENGR-4300 Electronic Instrumentation Quiz 4 Fall 2010 Name Section. Question Value Grade I 20 II 20 III 20 IV 20 V 20. Total (100 points)

ECE 2100 Circuit Analysis

Complex Numbers, Signals, and Circuits

(8) Gain Stage and Simple Output Stage

Design of Analog Integrated Circuits

An influence line shows how the force in a particular member changes as a concentrated load is moved along the structure.

Week 9: Multivibrators, MOSFET Amplifiers

+ v i F02E2P2 I. Solution (a.) The small-signal transfer function of the stages can be written as, V out (s) V in (s) = g m1 /g m3.

MPSA13 MPSA14 CASE 29-02, STYLE 1 TO-92 (TO-226AA) DARLINGTON TRANSISTOR MAXIMUM RATINGS THERMAL CHARACTERISTICS ON CHARACTERISTICS) 1) NPN SILICON

Physics 4B. A positive value is obtained, so the current is counterclockwise around the circuit.

ECE 2100 Circuit Analysis

(b) i(t) for t 0. (c) υ 1 (t) and υ 2 (t) for t 0. Solution: υ 2 (0 ) = I 0 R 1 = = 10 V. υ 1 (0 ) = 0. (Given).

Lecture 5: Operational Amplifiers and Op Amp Circuits

Measurement and Model Identification of Semiconductor Devices

EE 221 Practice Problems for the Final Exam

Formulation of Circuit Equations

i I (I + i) 3/27/2006 Circuits ( F.Robilliard) 1

Prof. Paolo Colantonio a.a

Chapter 6 Electrical Systems and Electromechanical Systems

Transcription:

OLLEGE OF ENGNEENG PUTAJAYA AMPUS FNAL EXAMNATON SPEAL SEMESTE 03 / 04 POGAMME SUBJET ODE SUBJET : Bachelor of Electrcal & Electroncs Engneerng (Honours) Bachelor of Electrcal Power Engneerng (Honours) : EEEB73 : ELETON ANALYSS AND DESGN DATE : Aprl 04 TME : 3 hours NSTUTONS TO ANDDATES:. Ths paper contans Sx (6) questons n Nne (9) pages.. Answer ALL questons. 3. Wrte all answers n the answer booklet proded. 4. Wrte answer to dfferent queston on a new page. 5. For all calculatons, assume that T = 6 m. THS QUESTON PAPE ONSSTS OF NNE (9) PNTED PAGES NLUDNG THS OE PAGE. Page of 9

Queston [0 marks] Desgn a dfferental amplfer usng NPN bpolar juncton transstors (BJT) based by a threetransstor current source, also usng NPN BJT. The three-transstor NPN BJT current source (conssts of Q, Q, Q 3, and ) s basng the dfferental amplfer (conssts of Q 4, Q 5, and resstors ) wth a ma constant current. The transstor parameters are: = 00, BE (on) = 0.7 and A =. The crcut parameters are: + = 5, - = -5. For the dfferental amplfer B4 = B5 = 0, and s gen as k. () Draw and label the crcut dagram of your desgn clearly. [5 marks] () Show clearly all calculatons and alues as accurate as possble wth regard to the desgn. You are requred, n partcular, to calculate the alues of the resstor n the current source, E, and E4. [5 marks] Page of 9

Queston [0 marks] The crcut n Fgure shows a par of PNP bpolar juncton transstors as nput deces and a par of NPN bpolar juncton transstors connected as an acte load. The basng current Q = 0. ma, and the transstor parameters are β = 00, and A = 00. () Determne O such that the dc currents n the dfferental amplfer are balanced. [3 marks] () alculate the open-crcut dfferental-mode oltage gan, A d. [4 marks] () Fnd the dfferental-mode oltage gan f a load resstance L = 50 k s connected to the output. [3 marks] + Fgure Page 3 of 9

Queston 3 [5 marks] (a) An dealzed class-b output stage, wth a complementary par transstors, as n Fgure has + = = 0, - = -0, and L = 00. Output sgnal oltage reads O = 6 sn t. The aerage power suppled by + and - to a class-b output stage s [ p /( L )]. Determne the followng: () The aerage current n the crcut. [ marks] () The aerage power delered to the load. [3 marks] () The aerage power dsspated n each transstor. [4 marks] () The power conerson effcency (η) of the output stage. [3 marks] Fgure (b) Descrbe the operaton of a class-b output stage as n Fgure 3. The cut-n oltage for both transstors s 0.7. How s ths output stage dfferent from the dealzed class-b output stage? [3 marks] Fgure 3 Page 4 of 9

Queston 4 [0 marks] onsder the Darlngton par and emtter follower porton of the crcut n Fgure 4. The parameters are 7 = Q = 0.5 ma, 8 = ma, 4 = 5 k, and 3 = 0. k. For all transstors, the current gan s 90. Q has Early oltage of 0, whle Early oltage for Q 7 s. When necessary, redraw crcut or label the crcut parameters and state your assumptons when fndng the alues of the followng; () The nput resstance ( ) of the Darlngton par. [8 marks] () The small sgnal oltage gan of the Darlngton par. [ marks] Fgure 4 Page 5 of 9

Queston 5 [5 marks] Study the bas crcut and nput stage of 74 operatonal amplfer (op-amp) shown n Fgure 5 carefully. Gen that + = + and - = -. Assume BE for npn = EB for pnp = 0.6 (EXEPT for BE0 ). Neglect dc base currents. () Determne the alue of resstor 5 f bas current for Q s 8 μa, and + = + and - = -. [0 marks] () Assumng dc currents n the nput stage are exactly balanced, therefore dc oltage at collector of Q 6 = dc oltage at collector of Q 5. alculate 6. [5 marks] Fgure 5 Page 6 of 9

Queston 6 [0 marks] (a) Wth a feedback resstor ( ) of 50 kω, desgn an amplfer usng op-amp n nonnertng confguraton wth a closed-loop gan whch can be ared between to 6 /. The closed-loop gan can be ared usng a potentometer ( ) and a fxed-alue resstor ( F ). Draw clearly your crcut desgn. [6 marks] (b) For an amplfer crcut usng op-amps shown n Fgure 6, use approprate deal op-amp characterstcs to show that O = + when = = F = 00 kω. [6 marks] Fgure 6 Page 7 of 9

Page 8 of 9 (c) For a generalzed summng op-amp as shown n Fgure 7 the total output oltage ( O ) s the sum of the nddual terms, or where Wth the smallest resstor alue allowable n the crcut s 5 kω, desgn a summng opamp smlar to Fgure 6b to produce the output of [8 marks] Fgure 7 -END OF QUESTON PAPE- B A P N B P A P N F F F O 4 3 4 3 5 0 5 O

Page 9 of 9 APPENDX BAS FOMULA BJT MOSFET Q A o T Q m Q T m B E E B S S r g r r g e e T EB T BE sgnal ;Small ;PNP ;NPN / / DQ o DQ m p ox p p TP SG p D TP SG SD n ox n n TN GS n D TN GS DS r g L W k L W L W k L W sgnal ;Small ] [ (sat) MOSFET ;P ] [ (sat) MOSFET N ;? ' '