Metal-Oxide-Semiconductor Field Effect Transistor

Similar documents
Lecture 11: J-FET and MOSFET

Chapter 6: Field-Effect Transistors

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Chapter 4 Field-Effect Transistors

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

ELECTRONIC DEVICES. Assist. prof. Laura-Nicoleta IVANCIU, Ph.D. C13 MOSFET operation

The Gradual Channel Approximation for the MOSFET:

MOS Transistor Properties Review

Lecture 12: MOSFET Devices

ECE-305: Fall 2017 MOS Capacitors and Transistors

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

MOSFET Physics: The Long Channel Approximation

EE105 - Fall 2005 Microelectronic Devices and Circuits

EE105 - Fall 2006 Microelectronic Devices and Circuits

Integrated Circuits & Systems

MOSFET: Introduction

Bipolar Junction Transistor (BJT) - Introduction

6.012 Electronic Devices and Circuits

MOS Capacitors ECE 2204

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

MOS Transistor Theory

Biasing the CE Amplifier

ECE 342 Electronic Circuits. 3. MOS Transistors

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

VLSI Design The MOS Transistor

6.012 Electronic Devices and Circuits

Lecture 3: CMOS Transistor Theory

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)

6.012 Electronic Devices and Circuits Spring 2005

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Long Channel MOS Transistors

Chapter 13 Small-Signal Modeling and Linear Amplification

MOS Transistor I-V Characteristics and Parasitics

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

ECE 546 Lecture 10 MOS Transistors

JFET Operating Characteristics: V GS = 0 V 14. JFET Operating Characteristics: V GS = 0 V 15

Figure 1: MOSFET symbols.

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Practice 3: Semiconductors

Homework Assignment 08

Field-Effect (FET) transistors

The Devices. Jan M. Rabaey

Lecture 12: MOS Capacitors, transistors. Context

Lecture 11: MOS Transistor

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

ECE315 / ECE515 Lecture-2 Date:

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

Lecture 4: CMOS Transistor Theory

Homework Assignment 09

ECE 305: Fall MOSFET Energy Bands

EE 560 MOS TRANSISTOR THEORY

Lecture 2 Thin Film Transistors

Lecture 04 Review of MOSFET

5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS

Microelectronics Part 1: Main CMOS circuits design rules

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

Lecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor. November 15, 2002

Technische Universität Graz. Institute of Solid State Physics. 11. MOSFETs

Lecture 5: CMOS Transistor Theory

Metal-oxide-semiconductor field effect transistors (2 lectures)

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

The Physical Structure (NMOS)

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing

MOS CAPACITOR AND MOSFET

N Channel MOSFET level 3

Announcements. EE105 - Fall 2005 Microelectronic Devices and Circuits. Lecture Material. MOS CV Curve. MOSFET Cross Section

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Current mechanisms Exam January 27, 2012

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

EEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Device Models (PN Diode, MOSFET )

The Devices. Devices

Semi-Conductors insulators semi-conductors N-type Semi-Conductors P-type Semi-Conductors

MOS Transistor Theory

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

Problem 9.20 Threshold bias for an n-channel MOSFET: In the text we used a criterion that the inversion of the MOSFET channel occurs when V s = ;2 F w

à FIELD EFFECT TRANSISTORS

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

GaN based transistors

SIPMOS Small-Signal Transistor BSP 149

DC and Transient Responses (i.e. delay) (some comments on power too!)

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Transistors - a primer

Important! EE141- Fall 2002 Lecture 5. CMOS Inverter MOS Transistor Model

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

Transcription:

Symbols Structure Operating principle Terminal characteristics Operating regions Quiescent point position Metal-Oxide-Semiconductor Field Effect Transistor n-channel and p-channel enhancement-type MOSFET 1 / 18

Symbols general symbols dignifying the B substrate terminal n-channel enhancement-type p-channel enhancement-type simplified symbols where the substrate is connected to the source other symbols drain G gate S source B body (substrate) 2 / 18

Physical structure L - channel length W channel width 3 / 18

Physical Operation Optional No possibility for the current to flow from drain and source; no channel I < 0 0 4 / 18

Physical Operation cont. I > 0 0 ue to the electric field created by GB >0 ( >0), the electrons in the substrate will be attracted and accumulated just under the oxide (gate region). When is increased further, the electron concentration becomes larger than the hole concentration; this process is called inversion. Inversion creates the conducting n-channel between the drain and the source. e gate voltage at which inversion produces an n concentration equal to the unbiased p concentration is called the threshold voltage. I 0 Optional because 0 5 / 18

Physical Operation cont. Optional e current flows through the channel under the action of >0. e transistor operates in the linear region. e channel will became shallower at the drain end because the electrons from the close vicinity of the drain region are cached by the positive drain region. 0 < I > > 0 < sat I I β K W 2 L [ ( ) ] 2 2 [ ( ) ] 2 2 6 / 18

Physical Operation cont. Optional I > > > 0 sat I I e voltage is greater than the sat voltage. All the electrons from the close vicinity of the drain region are cached by the more positive drain region. e channel depth becomes zero at the drain end. e transistor is now in the pinch-off region, or saturation region or active region. I is almost independent of the. Conduction from the source to drain still occurs with current passing through the depletion region next to the drain. β + β A K W 2 L + A 2 ( ) 1 ( ) ( ) 2 1 ( ) 2 K 2 W L 2 7 / 18

Operating principle For a better understanding of MOSFET we will study the terminal characteristics for the n-channel enhancement-type MOSFET v v Co Transfer characteristics i - Output characteristics i + i G i S i i G current 0 i S node 8 / 18

Transfer characteristic v treshold voltage < v T is off (no current) I v Co 0 v > T is on (in conduction) 0,58 I > 0 9 / 18

Transfer characteristic v > sat i β ( v ) 2 i depend just on the square of v sat v 0.58, β104μa/ 2 10 / 18

Transfer and output characteristics 11 / 18

Illustration 5 What are the values of, I,, G, sat for the following Co? Co1 Co2 Co3 2 2.5 2.8 What are the position of the operating points (quiescent points) Q(, I ), in the plan of output characteristics? What are the operating region of T? 12 / 18

Linear region: Active region: i β[2( v ) v v 2 ] i β ( v ) 2 β parameter of the MOSFET - beta factor - unit of measure µa/ 2, ma/ 2, A/ 2 - constructive parameter For integrated transistors: K W 2 L K W 2 L β i ( v ) 2 In the active region K transconductance parameter, µa/ 2 W - the width of the channel L - the length of the channel 13 / 18

Operating point (quiescent point): Q(I, ) Load line: v PS -R i Q(I, ) is situated at the intersection of the load line with the output characteristic corresponding to the applied 14 / 18

Operating regions I ex T (off): < T (a F ): < < 3 T (exc): > 3 Observation: the transistor shouldn t be biased very close to the origin of the axes or to one axis switching mode (off) (exc) Ways to use as an amplifier (a F ), eventually (a R ) voltage-controlled linear resistance 15 / 18

Exemplification a) What is the operating region of T for 1.v 0.8; 3.v 4 2.v 2.5; b) e minimum value of v such that T stays in (exc)? β2ma/ 2 1 PS 1. v < so T (off) 2. v > so T (exc)or(a F ) compare v with v sat v PS -R i Let s assume T in (a F ) i β (v ) 2 i 2 (2.5-1) 2 4.5mA v 20-3 4.5 6.5 v sat v 2.5-1 1.5 v >v ssat,t is in (a F ). v G v -v 2.5-6.5-4 < 16 / 18

β2ma/ 2 1 PS 3. v >, so T (exc)or (a F ) i 2 (4-1) 2 18mA v 20-3 18-34 the assumption T - (a F ) is false T is in (exc) Another method: compare the value of i in (a F ) with i ex PS v, ex PS 20 iex 6,67mA R R 3 i 18mA > i ex 6.67mA T - (exc) 17 / 18

β2ma/ 2 1 PS b) minimum value v min for that T is in (exc) e operating point of T placed on the v sat curve v sat PS -Ri v sat v min - PS -Ri v min i β(v min - ) 2 R β(v min ) 2 + (v min - ) PS 0 Two solutions for v min Select the convenient one v min > min 2.744 18 / 18