Vt Variation Effects on

Similar documents
Temperature Aware Floorplanning

TEMPERATURE-AWARE COMPUTER SYSTEMS: OPPORTUNITIES AND CHALLENGES

Enabling Power Density and Thermal-Aware Floorplanning

Enhancing Multicore Reliability Through Wear Compensation in Online Assignment and Scheduling. Tam Chantem Electrical & Computer Engineering

Fast Thermal Simulation for Run-Time Temperature Tracking and Management

Status. Embedded System Design and Synthesis. Power and temperature Definitions. Acoustic phonons. Optic phonons

Scaling of MOS Circuits. 4. International Technology Roadmap for Semiconductors (ITRS) 6. Scaling factors for device parameters

Thermal Scheduling SImulator for Chip Multiprocessors

Analysis of Temporal and Spatial Temperature Gradients for IC Reliability

A Simulation Methodology for Reliability Analysis in Multi-Core SoCs

The Case for Lifetime Reliability-Aware Microprocessors Λ

System-Level Modeling and Microprocessor Reliability Analysis for Backend Wearout Mechanisms

VARIUS: A Model of Process Variation and Resulting Timing Errors for Microarchitects

Reliability-aware Thermal Management for Hard Real-time Applications on Multi-core Processors

Power Consumption in CMOS CONCORDIA VLSI DESIGN LAB

MODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT

Reliability Breakdown Analysis of an MP-SoC platform due to Interconnect Wear-out

Simulated Annealing Based Temperature Aware Floorplanning

UNIV. OF VIRGINIA DEPT. OF COMPUTER SCIENCE TECH. REPORT CS OCTOBER 2006

Architecture-level Thermal Behavioral Models For Quad-Core Microprocessors

Introduction to Reliability Simulation with EKV Device Model

Interconnect Lifetime Prediction for Temperature-Aware Design

Semiconductor Reliability

Mitigating Semiconductor Hotspots

Reliability of semiconductor I Cs. Reliability of semiconductor I Cs plus

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

Lecture 16: Circuit Pitfalls

Linear Phase-Noise Model

Analytical Model for Sensor Placement on Microprocessors

Problem Formulation for Arch Sim and EM Model

System-Level Power, Thermal and Reliability Optimization

Toward More Accurate Scaling Estimates of CMOS Circuits from 180 nm to 22 nm

Thermal Interface Materials (TIMs) for IC Cooling. Percy Chinoy

Time Dependent Dielectric Breakdown in High Voltage GaN MIS HEMTs: The Role of Temperature

Lecture 16: Circuit Pitfalls

A Model for Timing Errors in Processors with Parameter Variation

Efficient online computation of core speeds to maximize the throughput of thermally constrained multi-core processors

AN An Analysis for Power Dissipation of LDO Application with High Power. Hawk Chen. Thermal topology of LDO: Introduction:

Lecture 15: Scaling & Economics

Optimization of an On-Chip Active Cooling System Based on Thin-Film Thermoelectric Coolers

On Potential Design Impacts of Electromigration Awareness

Quality and Reliability Report

OFF-state TDDB in High-Voltage GaN MIS-HEMTs

WARM SRAM: A Novel Scheme to Reduce Static Leakage Energy in SRAM Arrays

Coupled Power and Thermal Simulation with Active Cooling

Coupled Power and Thermal Simulation with Active Cooling

A NEW METHOD OF DYNAMIC RELIABILITY MANAGEMENT FOR CHIP MULTI-PROCESSORS

ULTRAFAST TEMPERATURE PROFILE CALCULATION IN IC CHIPS. Travis Kemper, Yan Zhang, Zhixi Bian and Ali Shakouri

Effects of electrical, thermal and thermal gradient stress on reliability of metal interconnects

VARIUS: A Model of Parameter Variation and Resulting Timing Errors for Microarchitects

Temperature-aware Task Partitioning for Real-Time Scheduling in Embedded Systems

Research Challenges and Opportunities. in 3D Integrated Circuits. Jan 30, 2009

Energy-Optimal Dynamic Thermal Management for Green Computing

Where Does Power Go in CMOS?

Study of Steady and Transient Thermal Behavior of High Power Semiconductor Lasers

Granularity of Microprocessor Thermal Management: A Technical Report

Ratcheting deformation in thin film structures

A Fast Leakage Aware Thermal Simulator for 3D Chips

PERFORMANCE METRICS. Mahdi Nazm Bojnordi. CS/ECE 6810: Computer Architecture. Assistant Professor School of Computing University of Utah

Stochastic Dynamic Thermal Management: A Markovian Decision-based Approach. Hwisung Jung, Massoud Pedram

Parametric Failures in COTS Capacitors

Temperature-Aware Floorplanning of Microarchitecture Blocks with IPC-Power Dependence Modeling and Transient Analysis

System Level Leakage Reduction Considering the Interdependence of Temperature and Leakage

A TIME DEPENDENT DIELECTRIC BREAKDOWN (TDDB) MODEL FOR FIELD ACCELERATED LOW-K BREAKDOWN DUE TO COPPER IONS

Enhancing Multicore Reliability through Wear Compensation in Online Assignment and Scheduling

Continuous heat flow analysis. Time-variant heat sources. Embedded Systems Laboratory (ESL) Institute of EE, Faculty of Engineering

Heat Sinks and Component Temperature Control

ELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating

Microprocessor Floorplanning with Power Load Aware Temporal Temperature Variation

Parameterized Transient Thermal Behavioral Modeling For Chip Multiprocessors

FYS4260/FYS9260: Microsystems and Electronics Packaging and Interconnect. Thermal Management

Future trends in radiation hard electronics

Thermal Measurements & Characterizations of Real. Processors. Honors Thesis Submitted by. Shiqing, Poh. In partial fulfillment of the

Impact of Scaling on The Effectiveness of Dynamic Power Reduction Schemes

Oxidation of Si. Why spend a whole lecture on oxidation of Si? GaAs has high m and direct band no oxide

Ming-C. Cheng: Research overview

Chapter 7 Physical Reliability Models

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

Assessment of Current Density Singularity in Electromigration of Solder Bumps

Thermal Measurement and Simulation of the Component Rework Profile Temperature

23.0 Review Introduction

Nanoscale CMOS Design Issues

Exploiting Power Budgeting in Thermal-Aware Dynamic Placement for Reconfigurable Systems

Modeling of dielectric reliability in copper damascene interconnect systems under BTS conditions

FastSpot: Host-Compiled Thermal Estimation for Early Design Space Exploration

1200 V 600 A IGBT Module

5V/400mA Low Drop Voltage ILE4275 TECHNICAL DATA

Standard Rectifier Module

Standard Rectifier Module

Temperature-Aware Performance and Power Modeling

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 4: Technology Scaling

Power in Digital CMOS Circuits. Fruits of Scaling SpecInt 2000

Thermal Management for LED Applications

New Exploration Frameworks for Temperature-Aware Design of MPSoCs. Prof. David Atienza

DESIGN OPTIMIZATION OF MICROPROCESSOR HEATSINK AND ITS IMPACT ON PROCESSOR PERFORMANCE

ECE321 Electronics I

The PSP compact MOSFET model An update

ECE PN Junctions and Diodes

Automotive Grade Silicon Capacitors for Under the Hood Applications

Transcription:

Vt Variation Effects on Lifetime eliability Smruti. Sarangi Josep Torrellas University of Illinois at Urbana-Champaign

Motivation Chips are wearing out faster as technology scales >>180nm: 20 year design lifetime 130nm: 10 years 65nm: 7 years 32nm:??? How does process variation affect this trend? 2

Vt Variation andom Within-Die 3

FPQ FPMap FPMul FPAdd FPeg BPred Vt Variation UL2cache1 L1D IntMap UL2cache2 IntQ L1I IntExec Integ DTB ITB LdStQ UL2cache3 Systematic Within-Die 4

Vt Variation Die-to-Die 5

Vt Variation Component Variation σ/µ andom WID 5.2% Systematic WID 5.2% Die-to-Die 5.2% Total Vt variation σ/µ = 9% 6

Time To Failure Probability TTF 1% MTTF Time to Failure 7

Failure Mechanisms TTF depends mostly on temperature Exponential temperature dependence Time-Dependent Dielectric Breakdown (TDDB) Electromigration (EM) Stress Migration (SM) Quadratic temperature dependence Thermal Cycling (TC) 8

!""# $%&'() *+,-%&./(0 1+ 12( $%&'() %1 34 56 "2(!"#$%&'(!""# $%&'() *+,-%&./(0 1+ 12( $%&'() 56 "2(!"#$%&'( "+ &.*( )2+7) 12( 8+-9.*(0 (::(81 +: %1 %&&34:+', :%.&',( -(82%*.)-)6 Lifetime vs Temperature &.*( )2+7) 12( 8+-9.*(0 (::(81 +: %&& :+', :%.&',( -(82%*.)-)6 Normalized MTTF Normalized MTTF 10 1 10 Combined Combined TC TC TDDB TDDB SM SM EM EM *%-. 72.&( ')( 12 :,+)'CC& C,+C+ 1 W* T 1. 65 70 75 80 85 90 95 100 105 60 65 70 75 80 85 90 95 100 105?T0 @A Temperature (C) Temperature (C) 12( 12 #.;6 <6 =+,-%&./(0!""# :+, "2(,-%& 5>8&.*;?"5@A ".-( B(C(*0(*1 8+*)1 #.;6 <6 D,(%E0+7* =+,-%&./(0!""# :+,Greskamp "2(,-%&?F!@A 5>8&.*; ".-( B(C(*0(*1 9 Brian B.(&(81,.8?"BBD@A F1,())!.;,%1.+* %*0?"5@A G&(81,+-.;,%1.+* [L*0.1 0.1 60

Lifetime vs Temperature Microprocessor MTTF (180nm SOI) 100,000 MTTF (Years) 10,000 1,000 100 55 65 75 85 95 105 115 Junction Temperature (C) 1.3 V 1.2 V 1.4 V Image: Freescale Semiconductor 10

0 105 hermal Cycling Migration (SM), ould change re dominant. tems; if any capture this 0 small cells. ognormally- sa Heat spreader Closing the Loop Vt cs2 Vteff Ps Cell 1 T cs1 MTTF Die surface Fig. 2. Thermal model and electrical equivalent of processor die, heat spreader, and sink. dependence = heat Linear = Exponential dependence and static power are both proportional to:! "2! " Vtef f c2 kt Ps µ exp q c3 kt /q Vtef f = V t c1 (T T 0) The mobility µ itself has a temperature dependence; we c /T 4 M T T 65nm F emodel has c1 = 5.0 10 4, use µ T 1.5. HotSpot s c2 = 3.9 10 2, and c3 = 1.3. With these constants, the leakage model predicts a 41% increase in static power consumption as die temperature changes from 75 C to 90 C, even 11

0 105 hermal Cycling Migration (SM), ould change re dominant. tems; if any capture this 0 small cells. ognormally- sa Heat spreader Closing the Loop Vt cs2 Vteff Ps Cell 1 T cs1 MTTF Die surface Fig. 2. Thermal model and electrical equivalent of processor die, heat spreader, and sink. dependence = heat Linear = Exponential dependence and static power are both proportional to:! "2! " Vtef f c2 kt Ps µ exp q c3 kt /q Vtef f = V t c1 (T T 0) The mobility µ itself has a temperature dependence; we c /T 4 M T T 65nm F emodel has c1 = 5.0 10 4, use µ T 1.5. HotSpot s c2 = 3.9 10 2, and c3 = 1.3. With these constants, the leakage model predicts a 41% increase in static power consumption as die temperature changes from 75 C to 90 C, even 12

0 105 hermal Cycling Migration (SM), ould change re dominant. tems; if any capture this 0 small cells. ognormally- sa Heat spreader Closing the Loop Vt cs2 Vteff Ps Cell 1 T cs1 MTTF Die surface Fig. 2. Thermal model and electrical equivalent of processor die, heat spreader, and sink. dependence = heat Linear = Exponential dependence and static power are both proportional to:! "2! " Vtef f c2 kt Ps µ exp q c3 kt /q Vtef f = V t c1 (T T 0) The mobility µ itself has a temperature dependence; we c /T 4 M T T 65nm F emodel has c1 = 5.0 10 4, use µ T 1.5. HotSpot s c2 = 3.9 10 2, and c3 = 1.3. With these constants, the leakage model predicts a 41% increase in static power consumption as die temperature changes from 75 C to 90 C, even 13

)'9)1,%1(,().)1%*8( csi 1+,(%82 12( 2(%1 )C,(%0(,6 #.*%&&>A 12( 2(%1).*E 0.)).C%1() 2(%1 12,+';2 12(,-%&,().)1%*8( se 1+ 12( (*$.,+*-(*1A 72.82.) %))'-(0 1+ 9( %1 NL 56 S( %))'-( )1(%0>)1%1( +C(,%1.+*A 12(,(:+,(.;*+,.*; 2(%1 )1+,%;(.* 12( 12(,-%& 8+-C+*(*1)6 T00.1.+*%&&>A %) )2+7*.* #.;',( PA 7( %&&+7 &%1(,%& 8+*0'81.+*.* 12( 0.( 9> -+0(&.*; % &%,;( 12(,-%&,().)1%*8( 9(17((* %0U%8(*1 8(&&)6 Temperature Model Environment (45 C) Heatsink se Heat spreader cs2 cs1 Cell 1 Heatsink Heat spreader Package Die Die surface #.;6 P6 "2(,-%& %))(-9&>?,.;21@ %*0 (&(81,.8%& (V'.$%&(*1?&(:1@ +: C,+8())+, 0.(A 2(%1 )C,(%0(,A %*0 2(%1).*E6 Modeled with HotSpot (Skadron et al.) 0(*8( %*0 +*&> % :'* 12( FC2(, +61_) M<PO 8(&&) )(C%,(&%1(06 #+ 12( &(*;12 T:1(, 12 -.*(0A 7( $%,.%1.+* 8 0.() 7.12 1,%*).)1+, "2.) 8+-C %*0 *+ )C D%)(0 σvt0 = 0.0 8+*1,.9'1.+ 7( )(1 (0.09/ 3 14

Experiment For i = 1 to 20000 do 1. andomly generate die i Vt variation map 2. Partition die into 1000 equally-sized cells 3. Compute temperature for each cell 4. Generate lifetime distribution for each cell 5. Sample lifetime distribution for each cell 6. Die i lifetime = min(cell_lifetimes) 15

Processor Model Model Intel Core Solo 65nm floorplan Per-unit dynamic power modeling SESC cycle-accurate simulator with WATTCH Profile from crafty SPECint benchmark Steady-state dynamic power = 14W HotSpot thermal model 16

Example Die Before Variation DTB BPred Integ IntMap FPMap FPQ IntMap FPMul IntQ FPQ IntQ FPAdd FPeg BPred ITB LdStQ ITB LdStQ FPAdd FPeg FPMul FPMap L1D L1I L1D L1I MTTF=0.90 DTB IntExec IntExec Integ After Variation MTTF=0.75 MTTF=0.95 MTTF=0.85 MTTF=1.0 UL2cache1 UL2cache2 UL2cache3 UL2cache1 UL2cache2 UL2cache3 MTTF=0.8 Fig. 6. Spatial distribution Brian of cell Greskamp MTTFs before and after variation for an example die. Color and contours indicate MTTF. extreme va temperature than norma C. Future T Assumin on lifetime 17 scales, per-

65< se G 3&, %!,!%!P# $.# *#6!&(!6!$)!%A&3$ 5H Vt0 L&*!&$!5, esult: Vt Variation $ &6"5 ".5<" $.&$ *#6&$!L#6) "%&66 3.&,-#"!, se 3&,.&L# Impact on <.#, Lifetime $*5,- *#6!&(!6!$) 35,"#]+#,3#" Pleak0!".!-.? @NVS1 U ^ 1FM2@U_` U` T T F1% O_^ FUOO1^1`@ ansm1/ _O J1N@/U`b @J1^QNS ^1/U/@N`21 N`F in _O TTF `_ 7 an^un@u_` 0_=1^? eduction Vt Variation 1% due to S1NbNc1 Pleak0 (W ) X?K 9I?I 9T?K 9K?I I?d 7T[ 7T[ 7W[ 79>[ se (K/W ) I?X I?W I?e 7:[ 7>[ 7>[ 7d[ 799[ 79e[ 79T[ 7TK[ 7KI[ 7:X[ 7d9[ 7dX[ Ua? 2 _`2SM/U_`/ Brian Greskamp 9?I 7e[ 7:>[ 7dT[ 7d>[ 18

Conclusion D2D and systematic variations are biggest problem for aging Potential solutions educe overall leakage Increase heatsink size 19

Vt Variation Effects on Lifetime eliability Smruti. Sarangi Josep Torrellas University of Illinois at Urbana-Champaign