Lecture 23 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 4, 2007

Similar documents
Lecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007

Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

ECE 340 Lecture 39 : MOS Capacitor II

Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005

Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model. April 8, 2003

Lecture 12: MOS Capacitors, transistors. Context

Lecture 7 - Carrier Drift and Diffusion (cont.) February 20, Non-uniformly doped semiconductor in thermal equilibrium

MOS CAPACITOR AND MOSFET

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

Electrical Characteristics of MOS Devices

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 16 The pn Junction Diode (III)

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Lecture 8 - Carrier Drift and Diffusion (cont.) September 21, 2001

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

Section 12: Intro to Devices

Lecture 20 - p-n Junction (cont.) October 21, Non-ideal and second-order effects

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Lecture 6 - PN Junction and MOS Electrostatics (III) Electrostatics of pn Junction under Bias February 27, 2001

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

6.012 MICROELECTRONIC DEVICES AND CIRCUITS

Lecture 22 Field-Effect Devices: The MOS Capacitor

Lecture 04 Review of MOSFET

Lecture 17 - p-n Junction. October 11, Ideal p-n junction in equilibrium 2. Ideal p-n junction out of equilibrium

Lecture 30 The Short Metal Oxide Semiconductor Field Effect Transistor. November 15, 2002

EE 560 MOS TRANSISTOR THEORY

6.152J / 3.155J Spring 05 Lecture 08-- IC Lab Testing. IC Lab Testing. Outline. Structures to be Characterized. Sheet Resistance, N-square Resistor

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Lecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics

Class 05: Device Physics II

ESE 570 MOS TRANSISTOR THEORY Part 1. Kenneth R. Laker, University of Pennsylvania, updated 5Feb15

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

MENA9510 characterization course: Capacitance-voltage (CV) measurements

Lecture 11: MOS Transistor

EECS130 Integrated Circuit Devices

EE105 - Spring 2007 Microelectronic Devices and Circuits. Structure and Symbol of MOSFET. MOS Capacitor. Metal-Oxide-Semiconductor (MOS) Capacitor

FIELD-EFFECT TRANSISTORS

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on March 01, 2018 at 7:00 PM

Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 -

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

The Three terminal MOS structure. Semiconductor Devices: Operation and Modeling 115

Content. MIS Capacitor. Accumulation Depletion Inversion MOS CAPACITOR. A Cantoni Digital Switching

Week 3, Lectures 6-8, Jan 29 Feb 2, 2001

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

EECS130 Integrated Circuit Devices

EE105 - Fall 2006 Microelectronic Devices and Circuits

Section 12: Intro to Devices

Semiconductor Physics Problems 2015

Transport in Metal-Oxide-Semiconductor Structures

ECE Semiconductor Device and Material Characterization

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

MOSFETs - An Introduction

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.)

Lecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oxide-Semiconductor Structure. September 29, 2005

Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium September 20, 2005

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Quantum-size effects in sub-10 nm fin width InGaAs finfets

Lecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003

an introduction to Semiconductor Devices

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

EE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Exam 1 ` March 22, 2018

Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium. February 13, 2003

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Long Channel MOS Transistors

MOS Capacitors ECE 2204

ECE-305: Fall 2017 MOS Capacitors and Transistors

Choice of V t and Gate Doping Type

Integrated Circuits & Systems

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Lecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005

CMOS scaling rules Power density issues and challenges Approaches to a solution: Dimension scaling alone Scaling voltages as well

Spring Semester 2012 Final Exam

Chapter 4 Field-Effect Transistors

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

N Channel MOSFET level 3

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -

Extensive reading materials on reserve, including

Electronic Devices and Circuits Lecture 5 - p-n Junction Injection and Flow - Outline

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

Long-channel MOSFET IV Corrections

Transcription:

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 231 Lecture 23 The Si surface and the MetalOxideSemiconductor Structure (cont.) April 4, 2007 Contents: 1. Ideal MOS structure under bias (cont.) 2. Dynamics of the MOS structure Reading assignment: del Alamo, Ch. 8, 8.3 (8.3.5), 8.4 (8.4.1, 8.4.2)

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 232 Key questions How sharply does the inversion layer turn on and off with the gate voltage? How do the capacitancevoltage characteristics of the MOS structure look like? How do the CV characteristics of a MOS structure depend on the frequency of the small signal?

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 233 1. MOS structure under bias (cont.) Subthreshold regime In MOSFETs interested in current with the device nominally OFF, that is, for V < V th : Subthreshold current MOS structure in depletion but finite electron concentration at surface: Courtesy of S. Mertens, MIT. Used with permission.

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 234 Compute Q e in depletion: 2 i 2 A kt n qɛ s N A Q e q N 2φ s qφ s exp kt This key dependence seen in exact solution: Courtesy of S. Mertens, MIT. Used with permission.

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 235 Express Q e in terms ov V by expanding φ s around φ sth : kt qɛ s N A q(v V th ) Q e exp q 4φ f nkt with: n = dv th 1 dφ s 2 γ 2φ f Note: n > 1 Key characteristic of subthreshold regime is inverse subthreshold slope: kt S = n ln 10 q At best, if n = 1, S = 60 mv/dec at room temperature. Typically, S = 80 100 mv/dec.

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 236 2. Dynamics of the MOS structure MOS structure looks and behaves like capacitor CV characteristics summarize complex behavior of MOS CV characteristics: powerful diagnostic tool of wide applicability Three key issues to study: impact of bias voltage impact of frequency of smallsignal dynamic behavior under fast changing conditions

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 237 Qualitative discussion first: V<V FB M O S (ptype) accumulation V=V FB flatband MO S V FB <V<0 depletion V=0 zero bias V v 0<V<Vth V=Vth V>Vth depletion threshold inversion Courtesy of S. Mertens, MIT. Used with permission.

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 238 General definition of capacitance: dq g C = = dv dq s dv After some algebra: 1 C = 1 1 C ox C s where C s is defined as: dq s C s = dφs Note: C s > 0. Simple physical interpretation: M C ox Cs S

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 239 Quasistatic CV characteristics If frequency of AC voltage signal is low enough: quasistatic conditions use PoissonBoltzmann formulation: Q s = 2ɛ s ktn A F(φ s ) Then: This yields: C s = dq s = 2ɛs ktn A df(φ s ) dφs dφ s ɛ s 1 qφ n 2 i qφ s C s = s [( exp 1) (exp 1)] 2 2LD F(φ s ) kt N A kt

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 2310 Results of calculations for typical MOS structure: Courtesy of S. Mertens, MIT. Used with permission. Courtesy of S. Mertens, MIT. Used with permission.

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 2311 Analytical approximations to C Accumulation Then: F(φ s ) exp qφ s 2kT q C s C ox (V FB V ) 2kT For V sufficiently larger than V FB, C s becomes large, and: C C ox Independent of V.

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 2312 Depletion qφ s F(φ s ) kt Which yields: C s C ox V 1 4 V γ 2FB 1 Overall capacitance: C C ox 1 4 V γ VFB 2 Squareroot dependence on V.

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 2313 Inversion F(φ) n i N A exp qφ 2kT This results in: q C s C ox (V V th ) 2kT For V sufficiently larger than V th, C s is large and: C C ox Independent of V.

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 2314 Highfrequency CV characteristics Time constants associated with charge modulation in semiconductor: Accumulation: hole concentration modulated in accumulation layer (majority carriers) τ max(τ d, RC) Depletion: hole concentration modulated at edge of depletion layer (majority carriers) τ max(τ d, RC) Inversion: electron concentration modulated in inversion layer (minority carriers) τ τ g with τ g generation lifetime. For highfrequency AC signals, inversion layer can t keep up: CV characteristics modified in inversion.

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 2315 Evolution of ΔQ in inversion for LF and HF: ρ ΔQg=ΔQs x dmax 0 xox 0 x at HF ΔQs=ΔQ d at LF ΔQ s =ΔQ i At lowfrequency: At highfrequency: ΔQ s ΔQ i Since x d x dmax, ΔQ s ΔQ d C s,hf C s,dep (V th ) γc ox 2 2φ f C sth

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 2316 CV characteristics: C C ox low frequency high frequency V Experimental highfrequency CV characteristics: 90.0p 80.0p 70.0p C (F) 60.0p 400 Hz 500 Hz 50.0p 40.0p 30.0p 800 Hz 1 khz 2 khz 1 MHz 3 2 1 0 1 2 3 V (V) Image by MIT OpenCourseWare. Adapted from an image by Tassanee Payakapan, MIT.

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 2317 Key conclusions In subthreshold regime, inversion charge drops exponentially with V below threshold: Inverse subthreshold slope: qφ s q(v V th ) Q e exp exp kt nkt kt S = n q ln 10 60 mv/dec at 300 K Typical inverse subthreshold slope of well designed MOSFETs at 300 K: S 80 100 mv/dec. MOS capacitance: series of oxide capacitance and semiconductor capacitance: For lowfrequency excitation: 1 1 1 = C C ox C s C(acc) C(inv) C ox

6.720J/3.43J Integrated Microelectronic Devices Spring 2007 Lecture 2318 Self study General derivation of CV characteristics from PoissonBoltzmann formulation. Algebra behind analytical approximations for capacitancevoltage characteristics in accumulation, depletion and inversion.