W T) = Instantaneous band bending

Similar documents
Class 05: Device Physics II

FAST DETERMINATION OF GENERATION PARAMETERS OF MOS STRUCTURES

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

Lecture 22 Field-Effect Devices: The MOS Capacitor

ECE 340 Lecture 39 : MOS Capacitor II

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

EECS130 Integrated Circuit Devices

The Devices: MOS Transistors

Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)

Lecture 23 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 4, 2007

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Lecture 3: CMOS Transistor Theory

EE105 - Fall 2005 Microelectronic Devices and Circuits

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Hussein Ayedh. PhD Studet Department of Physics

Lecture 4: CMOS Transistor Theory

C V Characterization of MOS Capacitors Using the 4200A-SCS Parameter Analyzer APPLICATION NOTE

EE105 - Fall 2006 Microelectronic Devices and Circuits

Choice of V t and Gate Doping Type

Section 12: Intro to Devices

COMPUTATION OF WIRE AND JUNCTION CAPACITANCE IN VLSI STRUCTURES

MENA9510 characterization course: Capacitance-voltage (CV) measurements

The Gradual Channel Approximation for the MOSFET:

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

Lecture 04 Review of MOSFET

an introduction to Semiconductor Devices

Electrical Characteristics of MOS Devices

6.012 Electronic Devices and Circuits Spring 2005

Lecture 12: MOSFET Devices

Section 12: Intro to Devices

FIELD-EFFECT TRANSISTORS

M. De Meyer *, ABSTRACT

JUNCTION LEAKAGE OF A SiC-BASED NON-VOLATILE RANDOM ACCESS MEMORY (NVRAM) K. Y. Cheong ABSTRACT INTRODUCTION

ECE 546 Lecture 10 MOS Transistors

1st Year-Computer Communication Engineering-RUC. 4- P-N Junction

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

ECE606: Solid State Devices Lecture 22 MOScap Frequency Response MOSFET I-V Characteristics

Session 6: Solid State Physics. Diode

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on March 01, 2018 at 7:00 PM

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Long Channel MOS Transistors

MOS Capacitors ECE 2204

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is

6.012 Electronic Devices and Circuits

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005

ECE-305: Fall 2017 Metal Oxide Semiconductor Devices

Lecture 12: MOS Capacitors, transistors. Context

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS Transistor I-V Characteristics and Parasitics

Device Models (PN Diode, MOSFET )

ECE 342 Electronic Circuits. 3. MOS Transistors

MOS CAPACITOR AND MOSFET

Vulnerabilities in Analog and Digital Electronics. Microelectronics and Computer Group University of Maryland & Boise State University

ECE Semiconductor Device and Material Characterization

Extensive reading materials on reserve, including

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Lecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007

Device Models (PN Diode, MOSFET )

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000

Dept. of Materials Science and Engineering. Electrical Properties Of Materials

Integrated Circuits & Systems

Border Trap Characterisation by Measurements of Current- Voltage Characteristics of MOS Capacitors

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

Lecture 7 - PN Junction and MOS Electrostatics (IV) Electrostatics of Metal-Oxide-Semiconductor Structure. September 29, 2005

THE PENNSYLVANIA STATE UNIVERSITY SCHREYER HONORS COLLEGE DEPARTMENT OF ENGINEERING SCIENCE AND MECHANICS

Lecture 7 MOS Capacitor

Transport in Metal-Oxide-Semiconductor Structures

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

Capacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration

Device Physics: The Bipolar Transistor

ESE 570 MOS TRANSISTOR THEORY Part 1. Kenneth R. Laker, University of Pennsylvania, updated 5Feb15

The Three terminal MOS structure. Semiconductor Devices: Operation and Modeling 115

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

(Refer Slide Time: 03:41)

GENERATION LIFETIME AND HOLD TIME OF SMALL MOS DEVICES

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

Basic Physics of Semiconductors

Semiconductor Physics fall 2012 problems

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EE105 - Spring 2007 Microelectronic Devices and Circuits. Structure and Symbol of MOSFET. MOS Capacitor. Metal-Oxide-Semiconductor (MOS) Capacitor

Energy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC

Charge separation technique for metal-oxide-silicon capacitors in the presence of hydrogen deactivated dopants

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Exam 1 ` March 22, 2018

Lecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

Semiconductor Physics. Lecture 6

MODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Modified Mott-Schottky Analysis of Nanocrystal Solar Cells

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors. Fabrication of semiconductor sensor

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

Transcription:

DETERMINATION OF MINORITY CARRIER LIFETIMES USING THE CAPACITANCE-TIME TECHNIQUE Patrick M. DeNero, Jr. 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABS TRACT Capacitance Time (C T) plots were generated using a Micromanipulator model 410 CV system with a Yokogawa 3022 A4 x Y recorder (with time base activated). MOS capacitors were pulsed instantaneously from accumulation into deep depletion. The capacitance was then recorded as the samples relaxed back to their equilibrium state (Cmin). The method used to analyze the C T data was known as a ZERBST analysis. A FORTRAN program was created to handle the differentiating required for the ZERBST plot. Preliminary results indicate that this set up will accurately determine minority carrier lifetimes. INTRODUCTION Capacitance Time (C T) methods can be an extremely useful tool in the monitoring of process flows in any modern microelectronics facility. Thru the analysis of C T plots, one can determine the minority carrier lifetimes of given MOS structures. The monitoring of lifetimes will indicate if a given process is going astray. C T measurements can be obtained using a simple MOS capacitor. The depletion region of a capacitor can be forced into a non equilibrium condition by pulsing the capacitor from accumulation to inversion by using a square wave as a toggle voltage. This rapid change in bias causes a non equilibrium to occur in the depletion region of the capacitor. It is this very fact that allows one to record the C T response of a structure. One is not allowing the minority carriers to be generated fast enough to offset the rapidly changing bias on the gate. In time, the capacitor will relax to its equilibrium value (Cmin). The recording of this event is a C T plot, as shown below (1). ~Q)C ~ Figure 1: Typical C T Plot / Time

The minority carrier lifetime (Tg) of a device can be defined as the average time an excess minority carrier will live in a sea of majority carriers. (2). Zerbst proposed a method of evaluating the C T response so as to determine Tg. It is worth noting that Zerbst s analysis is the most widely accepted C T analyzation technique used today. Zerbst s derivation is given below, as outlined in Nicollian and Brews MOS PHYSICS and TECHNOLOGY (3). The following equation takes into account the total voltage drop of a capacitor in the deep depletion mode of operation. By Gauss s law: where: Cox(Vg -.W(T)) = q(ni(t) +~Nb(x)dx) (1) o Cox = Oxide Capacitance Vg = Gate voltage W T) = Instantaneous band bending Ni(T) = Instantaneous inversion layer carrier density Nb(x) = Dopant density at position x W(T) = Instantaneous value of depletion layer width Differentiating Equation 1 with respect to time yields: dni/dt = Cox(d~~/dT) Nb(W(T))dW/dT (2) The depletion width at a given capacitance C(T) is given by: W(T) =6si(1/C(T) 1/Cox) (3) Zerbst related the surface generation velocity (S) to W by neglecting the voltage drop across the inversion layer:,w(t) ~4i(T) =qjxnb(x)dx (4) 4, Cs. Differentiating Equation 4 yields: d ~i(t)/dt = gw(t)nb(w(t))dw/dt (5) Combining Equations 2,3, and 5 yields: 2. dni/dt = Nb(W)~si d/dt(cox/c(t)) (6) Equation 6 is Zerbst s relation between the rate of change on the inversion layer carrier density and the rate of change of depletion layer width. Zerbst then related the generation in the bulk and surface to the inversion layer charge density as: dni/dt =~j~(w(t) W(T=~) + NiS (7) where: Tg = minority carrier lifetime

Substitute Equations 3 and 6 into 7 yields: ZERBST Equation: d/dt (Cox/C(T)) 2Ni (Cox (Cmin/C(T) 1) + ~ox S ~; 7~x A Zerbst plot can now be generated by plotting: d/dt (Cox/C(T)) VS Cmin/C(T) 1 This plot will have a slope = (2~Nii~Cox)/(Nb*Cmin*rg) Thus, once a C T measurement is performed, th minority carrier lifetime can be determined. EXPERIMENTAL The C T response of MOS capacitors were measured using a Micromanipulator model 410 CV plotter in conjunction with a Yogowawa A4 X Y recorder. Samples were pulsed from accumulation into deep depletion by manually altering (instantaneously) the voltage across the gate. The X Y recorder was then activated (time base mode), thus measuring the capacitance of the system as the capacitor relaxed back to Cmin. The experimental set up is shown in Figure 2: Figure 2: C T measurement set up. RESULTS A typical C T response that resulted from the measurement capacitors is shown in Figure 3. Figure 3: Measured C T Response. 46

r CAPACIT9NCE TIME PLOT HOLD TIME 290 SECONDS I I 0~~~ C-)-4 z f~4-4. (0 0 50 t~ 100 150 200 TIME (SECONDS) 250 300 Figure 4: C T Plot - ZERBST PLOT vs d CO>&C(TF/dT CMIN/C(T) 1 (-4 -o (-4 C C-) -o 0 0.25 0.50 0.75 L 1.25 1.50 CMIN/C(T) 1 Figure 5: ~RBST Plot of C T from Figure 4.

A Zerbst analysis was attempted on this C T data. However, the differentiation required could not be performed on this data. This data needs to be measured and then down loaded by computer to the VAX. Observation of Figure 1 indicates that there is not enough resolution between points to accurately determine the derivative at each point. To assure the operation of the program that differentiates the data, C T data from Schroder s ADVANCED MOS DEVICES (4) was entered as input, this is shown in Figure 4. The resulting ZERBST plot that was generated (using a FORTRAN program to perform the differentiation) is given in Figure 5. This produced a minority carrier lifetime of 470 microseconds. CONCLUSION In this study, a method of measuring minority carrier lifetimes (Tg) was presented. There was not enough resolution in C T measurements performed in this work to perform Zerbst s analysis. However, a program was written that implemented Zerbst s analysis effectively on C T data. It appears that one needs to differentiate C T data that is down loaded from actual measurements (rather than extract data by hand) in order to achieve meaningful results. Once this is carried out, it appears that this method will be a convenient technique for measuring Tg of a device. REFERENCES 1. Heiman, Frederic P., On the Determination of Minority Carrier Lifetime from the Transient Response of a MOS Capacitor, IEEE Transaction on Electron Devices, Vol ED 14, No. 11, November, 1967; p 783. 2. Pierret, Robert F., MODULAR SERIES ON SOLID STATE DEVICES, SEMICONDUCTOR DEVICES VOL I, Addison Wesley Publishing Co., 1983, p 80. 3. Nicollian E.H., Brews 3.R., MOS PYSICS and TECHNOLOGY, John Wiley and Sons, Inc., 1982, p 411 416. 4. Schroder, Dieter K., MODULAR SERIES ON SOLID STATE DEVICES, ADVANCED MOS DEVICES, Addison Wesley Pub. Co., 1987, p 75. 48