XIO2213ZAY REFERENCE DESIGN

Similar documents
LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

SVS 5V & 3V. isplsi_2032lv

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

USB INTERFACE PAGE 6 INTERFACE CONNECTOR TO TSW1400 PAGE 7

DO NOT POPULATE FOR 721A-B ASSY TYPE

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

USB INTERFACE PAGE 6 ADS4449/ADS58H40 INTERFACE CONNECTOR TO TSW1400 PAGE 7

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

CONTENTS: REVISION HISTORY: NOTES:

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K

Quickfilter Development Board, QF4A512 - DK

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_CS FTDI_SPI_MISO FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_MISO FTDI_SPI_CS FTDI_GPIO2 3V3_USB FTDI_SPI_SCLK

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

DNI = DO NOT INSTALL PLACE R3, R9, R47 & R49 ON THE TRACE - NO STUB R18 TO SHARE PADS W/ T5 R18 0. Date: Tuesday, March 26, 2013

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

PCB NO. DM205A SOM-128-EX VER:0.6

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4.

Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev.

12V SMPS_1_2 SMPS_4/5 SMPS6 VDD_CORE VDD_MPU VDD_DSP 5V0 PS_3V3 VDD_3V3 5V0 .01, C2 5V0_SNS 10.2K,1% 100uF,10V 1.91K PS_3V3 .

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

PCIextend 174 User s Manual

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

NOTES, UNLESS OTHERWISE SPECIFIED:

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Revisions Rev Description X1 A. Designer J.Sanchez J.Sanchez B Initial Release J.Sanchez. Prototype C A U T I O N :

NOTE: please place R8 close to J1

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

POWER Size Document Number Rev Date: Friday, December 13, 2002

R5 330K R49 100K Q4 BC549 R12 2K2 U2B TL074 R50 100K R28 3K3. VR7 47KB via J38 R48 100K C BASSDRUM_TRIG. VR6 10K via J39 R29 100K R51 22K Q11 BC559

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

HF SuperPacker Pro 100W Amp Version 3

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface

H-LCD700 Service Manual

RTL8211DG-VB/8211EG-VB Schematic

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES

V2F V2- V2+ AGND V4F V4- V4+

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

IO_RX_05 IO_RX_00 IO_RX_04 IO_RX_03 IO_RX_02 U8-A IF1P_RX. 33pF. 33pF 33pF. IF1N_RX 200ohm ustrips U8-D 5 ANA_DEC C63 C59 C61 C64 C62. 33pF. 0.

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Ext C1.01uF. Tone 500K-A. Ext C2 470pF. To LTP. C uF LTP. From R30. Tone. Jmp. Stack R18 47K R R38 470K R21 470K. C17 0.1uF J13.

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

M13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15

institution: University of Hawaii at Manoa

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

FREEDOM KL25Z. 1 Title 2 Block Diagram 3 KL25Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 04/10/12 M.

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

Revision History. EFM32 Wonder Gecko MCU Plugin. Rev. Description. Board Function. Page. EFM32 Wonder Gecko MCU Plugin Board

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

XO2 DPHY RX Resistor Networks

A Power, JTAG, LEDs FPGA_TCK FPGA_TDO FPGA_TMS FPGA_TRST FPGA_TDI nanofip_misc.sch

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

SYMETRIX INC th Avenue West Lynnwood, WA USA

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.

Carrier Board Design Guide

Copyright (c) 2015 SolidRun ltd. Released under Creative Commons Attribution 3.0 Unported License All Rights Reserved.

U1-1 R5F72115D160FPV

FRDM-KL27Z. 1 Title 2 Block Diagram 3 KL27Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Rev Description Date Approved

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

Transcription:

XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev <oc> ate: Wednesday, September, 00 Sheet of

TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE V_ PLLV_ V_ V_ V_ OS_V SYS_V US_POWER Size ocument Number Rev ate: Sheet of <oc> XIOZY Thursday, February 0, 00 Size ocument Number Rev ate: Sheet of <oc> XIOZY Thursday, February 0, 00 Size ocument Number Rev ate: Sheet of <oc> XIOZY Thursday, February 0, 00 R K R K 0.00uF 0.00uF R.K R.K R 0K R 0K R K R K.0uF.0uF R 0K R 0K.00uF.00uF R 0 R 0 R K R K R 0K R 0K R 0K R 0K TP TP uf uf R0 0K R0 0K R.K R.K R R.0uF.0uF.00uF.00uF 0nF 0nF.0uF.0uF R 0K R 0K uf uf U OS.0MHZ U OS.0MHZ G GN V TP TP U NM0M EPROM U NM0M EPROM SLK 0 W- S V GN R K R K R 00 R 00 uf uf R K R K U XIOZY U XIOZY REFLK- TESTM P PHY_RESET# V_ GN V_ V_ V_ V_ 0 V OM V UX TP+ LPS_L LPS_P V_ GN GN GN GN V_ V_ORE GN 0 V OM_IO V OM GRST# TP- REFLK+ N MOE TESTW(VREG_P) GN V_ 0 P REF_PIE REF0_PIE GN LKON/S_P PINT_L PINT_P RSV RSV TP+ LINKON_L E LREQ_P E V_ E GN E GN E P E P0 E V_ E0 RSV E TPIS E TP- E PLK_P F LREQ_L F V_ORE F GN F GN F GN F GN F GN F V_ F0 RSV F RSV F TP+ F PLK_L G LLK_L G V_ G GN G GN G GN G GN G GN G V_ G0 RSV G TPIS G TP- G TL0 H LLK_P H V_ H GN H GN H GN H GN H GN H V_ H0 S H REFLK_SEL H TP+ H TL J 0 J V_ J GN J GN J GN J GN J V_ J V_ J0 LKREQ# J SL J TP- J K K V_ K GN K GN K GN K GN K V_ K V_ K0 RSV K TPIS0 K TP0+ K L L L RSV L RSV L TP0- L R M M M V_ M V_ M V_ M PLLV_ORE M RSV M V_ORE M V_ M0 RSV M RSV M RSV M TP0+ M R0 N GPIO N GPIO N GPIO N GN N GPIO N PLLV_ N YLE N S0 N RSV N0 RSV N RSV N RSV N TP0- N GPIO0 P GPIO P RSV P XI P GPIO P GPIO P V_ P OHI_PME# P S P RSV P0 RSV P PS P SE P SM P R 0K R 0K

US_POWER F F TPIS0 R. R0. 0pF uf. 000pF 000 @ 00MHZ J Port 0 TP0+ TP0- TP0+ TP0-0 R. R. 000pF 000pF 000pF.uF.uF R M _ILINGUL 0pF R.K to U (XIO) as possible. US_POWER F F TPIS. 000pF 000 @ 00MHZ R. R. 0 0pF uf J Port 0 R. R. 000pF 000pF 000pF.uF.uF R M _ILINGUL 0pF R.K to U (XIO) as possible. US_POWER F F TPIS. 000pF 000 @ 00MHZ R. R. 0pF uf J Port TP+ TP- TP+ TP- TP+ TP- TP+ TP- 0 R. R. 000pF 000pF 000pF.uF 0.uF R M _ILINGUL 0pF R0.K to U (XIO) as possible. b onnector Size ocument Number Rev <oc> Monday, September, 00 ate: Sheet of

US_POWER SYS_V MRS0T F 0. FUSE THERML J V GN GN V US_POWER MRS0T 0 V V V GN SMLK SMT GN.V J_TRST#. Vaux WKE# Key PRSNT# V V GN J_TK J_TI J_TO J_TMS.V.V 0 PWRG OPTION: Not needed if US_POWER is provided from PI Express onnector or another node. Note: ifferential Pair Length should be matched to +/- mils. REFLK+ REFLK- RSV GN GN REFLK+ HSOp0 REFLK- HSOn0 GN GN HSIp0 PRSNT# HSIn0 GN GN Side Side omponent Side Solder Side P PI Express x onnector.uf.uf Note: Place lose to onnector Note: ifferential Pair Length should be matched to +/- mils. Note: ifferential Pair Length should be matched to +/- mils. PI Express onnector - US PWR Option Size ocument Number Rev <oc> ate: Thursday, September 0, 00 Sheet of

U IN GN EN F YPSS TPS0 {Vout =.(+.K/0.K) =.V}.0uF 00pF R.K 0uF uf PLLV_ORE F 000 @ 00MHZ uf.uf.uf 0.0uF V_ORE R PLLV_ 0.K uf.uf.uf.0uf.0uf.0uf 000pF 000pF 000pF U N N F SIG_GN ON/OFF PWR_GN N N N PUT N VIN 0 N N L 0UH MRS00T 0 00uF 00uF.0uF US_POWER F V_ 0 uf.uf.0uf LMHVM-. 000 @ 00MHZ 0 0 uf uf uf.uf.uf.uf.uf.0uf.0uf.0uf.0uf 000pF 000pF 000pF 000pF 000pF 000pF V_ 0 uf uf.uf.uf.0uf.0uf 000pF 000pF 000pF OS_V F 000 @ 00MHZ uf.uf.0uf SYS_V V_ F 000 @ 00MHZ 0 uf uf.uf.uf.0uf.0uf 000pF 000pF V_ 0 uf uf uf uf.uf.uf.uf.uf.0uf.0uf.0uf.0uf.0uf.0uf.0uf.0uf SYS_V F V_ 0 GN N N GN N N N N N GN POWER P (GN) TPSQPWP U GN N IN IN EN RESET SENSE GN 0 R 0K.uF uf.uf 000 @ 00MHZ 0 uf uf.0uf 000pF.uF.uF.0uF 000pF 000pF 000pF V_ 00 0 0 0 0 0 0 0 0 0 0 uf uf uf.uf.uf.uf.uf.0uf.0uf.0uf.0uf 000pF 000pF 000pF 000pF 000pF Power Rails Size ocument Number Rev <oc> Thursday, October, 00 ate: Sheet of