EE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive

Similar documents
EE 330 Lecture 40. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive

EE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Optimally driving large capacitive loads

EE 330 Lecture 39. Digital Circuits. Propagation Delay basic characterization Device Sizing (Inverter and multiple-input gates)

EECS 141: FALL 00 MIDTERM 2

EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania

Outline. Chapter 2: DC & Transient Response. Introduction to CMOS VLSI. DC Response. Transient Response Delay Estimation

Chapter 4. Circuit Characterization and Performance Estimation

Physical Limitations of Logic Gates Week 10a

More Digital Logic. t p output. Low-to-high and high-to-low transitions could have different t p. V in (t)

EE 330 Lecture 23. Small Signal Analysis Small Signal Modelling

Chapter 6 MOSFET in the On-state

EE 330 Lecture 37. Digital Circuits. Other Logic Families. Propagation Delay basic characterization Device Sizing (Inverter and multiple-input gates)

non-linear oscillators

EE100 Lab 3 Experiment Guide: RC Circuits

EE 435. Lecture 31. Absolute and Relative Accuracy DAC Design. The String DAC

2.4 Cuk converter example

Designing Information Devices and Systems I Spring 2019 Lecture Notes Note 17

UNIVERSITY OF CALIFORNIA AT BERKELEY

EE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Challenges in Digital Design. Last Lecture. This Class

EECE251. Circuit Analysis I. Set 4: Capacitors, Inductors, and First-Order Linear Circuits

AC Circuits AC Circuit with only R AC circuit with only L AC circuit with only C AC circuit with LRC phasors Resonance Transformers

V L. DT s D T s t. Figure 1: Buck-boost converter: inductor current i(t) in the continuous conduction mode.

Inventory Analysis and Management. Multi-Period Stochastic Models: Optimality of (s, S) Policy for K-Convex Objective Functions

Chapter 2: Logical levels, timing and delay

3.1.3 INTRODUCTION TO DYNAMIC OPTIMIZATION: DISCRETE TIME PROBLEMS. A. The Hamiltonian and First-Order Conditions in a Finite Time Horizon

Lecture 28: Single Stage Frequency response. Context

R.#W.#Erickson# Department#of#Electrical,#Computer,#and#Energy#Engineering# University#of#Colorado,#Boulder#

Introduction to Digital Circuits

U(t) (t) -U T 1. (t) (t)

EEC 118 Lecture #15: Interconnect. Rajeevan Amirtharajah University of California, Davis

Chapter 2: Principles of steady-state converter analysis

h[n] is the impulse response of the discrete-time system:

Linear Circuit Elements

Guest Lectures for Dr. MacFarlane s EE3350 Part Deux

Reading. Lecture 28: Single Stage Frequency response. Lecture Outline. Context

UT Austin, ECE Department VLSI Design 5. CMOS Gate Characteristics

Math 2142 Exam 1 Review Problems. x 2 + f (0) 3! for the 3rd Taylor polynomial at x = 0. To calculate the various quantities:

SOLUTIONS TO ECE 3084

6.01: Introduction to EECS I Lecture 8 March 29, 2011

For example, the comb filter generated from. ( ) has a transfer function. e ) has L notches at ω = (2k+1)π/L and L peaks at ω = 2π k/l,

Notes for Lecture 17-18

Phys1112: DC and RC circuits

Some Basic Information about M-S-D Systems

EECE 301 Signals & Systems Prof. Mark Fowler

Lecture Notes 5: Investment

EE 435 Lecture 42. Phased Locked Loops and VCOs

Longest Common Prefixes

HV513 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect

Chapter 7 Response of First-order RL and RC Circuits

Introduction to AC Power, RMS RMS. ECE 2210 AC Power p1. Use RMS in power calculations. AC Power P =? DC Power P =. V I = R =. I 2 R. V p.

Chapter 4 DC converter and DC switch

Cosmic Feb 06, 2007 by Raja Reddy P

2.9 Modeling: Electric Circuits

EE 435. Lecture 35. Absolute and Relative Accuracy DAC Design. The String DAC

The fundamental mass balance equation is ( 1 ) where: I = inputs P = production O = outputs L = losses A = accumulation

Homework-8(1) P8.3-1, 3, 8, 10, 17, 21, 24, 28,29 P8.4-1, 2, 5

Two Coupled Oscillators / Normal Modes

3. Alternating Current

( ) = Q 0. ( ) R = R dq. ( t) = I t

MC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

Physics 235 Chapter 2. Chapter 2 Newtonian Mechanics Single Particle

Chapter 4 AC Network Analysis

2.3 SCHRÖDINGER AND HEISENBERG REPRESENTATIONS

Sensors, Signals and Noise

Quad 2-Input OR Gate High-Performance Silicon-Gate CMOS

Chapter #1 EEE8013 EEE3001. Linear Controller Design and State Space Analysis

Timed Circuits. Asynchronous Circuit Design. Timing Relationships. A Simple Example. Timed States. Timing Sequences. ({r 6 },t6 = 1.

Reading from Young & Freedman: For this topic, read sections 25.4 & 25.5, the introduction to chapter 26 and sections 26.1 to 26.2 & 26.4.

Traveling Waves. Chapter Introduction

LAB 5: Computer Simulation of RLC Circuit Response using PSpice

Mathcad Lecture #8 In-class Worksheet Curve Fitting and Interpolation

MC74HC165A. 8 Bit Serial or Parallel Input/ Serial Output Shift Register. High Performance Silicon Gate CMOS

LabQuest 24. Capacitors

Sequential Logic. Digital Integrated Circuits A Design Perspective. Latch versus Register. Naming Conventions. Designing Sequential Logic Circuits

CHAPTER 2 Signals And Spectra

2.7. Some common engineering functions. Introduction. Prerequisites. Learning Outcomes

Physics 1402: Lecture 22 Today s Agenda

LAPLACE TRANSFORM AND TRANSFER FUNCTION

CLOSED FORM SOLUTION FOR DELAY AND POWER FOR A CMOS INVERTER DRIVING RLC INTERCONNECT UNDER STEP INPUT

CHAPTER 6: FIRST-ORDER CIRCUITS

10. State Space Methods

EECE 301 Signals & Systems Prof. Mark Fowler

Lab 10: RC, RL, and RLC Circuits

t is a basis for the solution space to this system, then the matrix having these solutions as columns, t x 1 t, x 2 t,... x n t x 2 t...

CHAPTER 12 DIRECT CURRENT CIRCUITS

The problem with linear regulators

EEEB113 CIRCUIT ANALYSIS I

Diebold, Chapter 7. Francis X. Diebold, Elements of Forecasting, 4th Edition (Mason, Ohio: Cengage Learning, 2006). Chapter 7. Characterizing Cycles

8. Basic RL and RC Circuits

Voltage/current relationship Stored Energy. RL / RC circuits Steady State / Transient response Natural / Step response

) were both constant and we brought them from under the integral.

Topic Astable Circuits. Recall that an astable circuit has two unstable states;

Basic definitions and relations

ODEs II, Lecture 1: Homogeneous Linear Systems - I. Mike Raugh 1. March 8, 2004

Capacitors. C d. An electrical component which stores charge. parallel plate capacitor. Scale in cm

EECE 301 Signals & Systems Prof. Mark Fowler

( ) is the stretch factor, and x the

Chapter 28 - Circuits

Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS

Chapter 7: Solving Trig Equations

Transcription:

EE 330 Lecure 41 Digial ircuis Propagaion Delay Wih Muliple Levels of Logic Overdrive

Review from Las Time The Reference Inverer Reference Inverer V DD R =R PD PU = IN= 4OX WMIN LMIN V IN M 2 M 1 L VTn.2VDD MIN MIN R PD= μ n OX W MIN V DD -V Tn μ n OX W MIN 0.8V DD HL = LH = RPD L ssume μ n /μ p =3 = HL + LH = 2RPD W n =W MIN, W p =3W MIN L n =L p =L MIN In 0.5u proc =20ps, =4fF, R PD =R PU =2.5K (Noe: This OX is somewha larger han ha in he 0.5u ON process)

Review from Las Time Quesion: Why is V Tp V Tn V DD /5 in many processes?

Review from Las Time ssume μ n /μ p =3 L n =L p =L MIN Device Sizing Equal Worse-ase Rise/Fall Device Sizing Sraegy -- (same as V TRIP =V DD /2 for wors case delay in ypical process considered in example) How many degrees of freedom were available? V DD V DD V DD k M 2k 1 2 k M 21 M 22 M 2k M 2 2 M 22 k M 1k V IN 1 M 21 M 1 2 M 2k M 11 1 M 12 2 M 1k k 1 M 1k INV W n =W MIN, W p =3W MIN = IN FI=1 k-inpu NOR W n =W MIN, W p =3kW MIN 3k+1 IN= 4 3k+1 FI= 4 k-inpu NND W n =kw MIN, W p =3W MIN 3+k IN= 4 3+k FI= 4

Review from Las Time Muliple Inpu Gaes: 2-inpu NOR VDD Device Sizing 2-inpu NND k-inpu NOR k-inpu NND VDD VDD VDD k M2k 1 2 k M21 M22 M2k VOUT B 2 1 M22 M21 k M1k B VOUT M11 M12 M1k 1 2 k 2 M2k 1 M1k Equal Wors ase Rise/Fall (and equal o ha of ref inverer when driving ) Wn=? Wp=? Fases response ( HL or LH ) =? Wors case response (, usually of mos ineres)? Inpu capaciance (FI) =? Minimum Sized (assume driving a load of ) Wn=Wmin Wp=Wmin Fases response ( HL or LH ) =? Slowes response ( HL or LH ) =? Wors case response (, usually of mos ineres)? Inpu capaciance (FI) =?

Review from Las Time Device Sizing V DD V DD V DD V DD k M 2k VDD 1 2 k M 21 M 22 M 2k M 2 V IN M 1 B 2 1 M 22 M 21 B k M 1k 2 M 2k M 11 1 M 12 2 M 1k k 1 M 1k Minimum Sized (assume driving a load of ) W n =W min W p =W min Inpu capaciance (FI) =? IN = OXWn L n+oxwp L p = OXWminL min + OXWminL min = 2ox WminL min= 2 1 FI = 2 Fases response ( HL or HL ) =? Slowes response ( HL or HL ) =? Wors case response (, usually of mos ineres)?

Review from Las Time Device Sizing minimum size driving V DD V DD V DD k M 2k 1 2 k M 21 M 22 M 2k M 2 V IN 2 M 22 k M 1k M 1 1 M 21 2 M 2k M 11 1 M 12 2 M 1k k 1 M 1k INV? 0.5 FI = R R R 2 2 3 2 PU PD PD R k-inpu NOR? 0.5 PD R 3k 2 3k 1 2 FI = PD 2 R PU 3kR PD k-inpu NND? 3 k 2 2 FI = 3 k 2 2 R 3R R 3R PD PD PU PD

Review from Las Time Device Sizing Summary V DD V DD V DD k M 2k 1 2 k M 21 M 22 M 2k M 2 V IN 2 M 22 k M 1k M 1 1 M 21 2 M 2k M 11 1 M 12 2 M 1k k 1 M 1k INV k-inpu NOR k-inpu NND IN for N ND gaes is considerably smaller han for NOR gaes for equal wors-case rise and fall imes IN for minimuim-sized srucures is independen of number of inpus and much smaller han IN for he equal rise/fall ime case R PU ges very large for minimum-sized NOR gae

Digial ircui Design Hierarchical Design Basic Logic Gaes Properies of Logic Families haracerizaion of MOS Inverer Saic MOS Logic Gaes Raio Logic Propagaion Delay Simple analyical models Elmore Delay Sizing of Gaes Propagaion Delay wih Muliple Levels of Logic Opimal driving of Large apaciive Loads Power Dissipaion in Logic ircuis Oher Logic Syles rray Logic Ring Oscillaors

Propagaion Delay in Muliple-Levels of Logic wih Sage Loading F ssume all gaes sized for equal wors-case rise/fall imes For n levels of logic beween and F n = ( k) k=1

Propagaion Delay in Muliple- Levels of Logic wih Sage Loading nalysis sraegy : Express delays in erms of hose of reference inverer Reference Inverer V DD = IN= 4OX WMIN LMIN FI= 1 V IN M 2 R PD V.2 L Tn VDD MIN LMIN μ W V -V μ W 0.8V n OX MIN DD Tn n OX MIN DD M 1 = HL + LH =2R PD ssume μ n /μ p =3 L n =L p =L MIN W n =W MIN, W p =3W MIN In 0.5u proc =20ps, =4fF,R PD =2.5K (Noe: This OX is somewha larger han ha in he 0.5u ON process)

Propagaion Delay in Muliple-Levels of Logic wih Sage Loading F ssume: all gaes sized for equal wors-case rise/fall imes all gaes sized o have rise and fall imes equal o ha of ref inverer when driving Observe: Propagaion delay of hese gaes will be scaled by he raio of he oal load capaciance on each gae o Wha loading will a gae see? Inpu capaciance o oher gaes ny load capaciors Parasiic inerconnec capacinaces

V IN Propagaion Delay wih Sage Loading =2R PDref = 4OX WMIN LMIN FI of a capacior FI of a gae (inpu k) FI of an inerconnec Overall FI FI = INk FI G= FI = INI FI I= + + INGi INi INIi Gaes apaciances Inerconnecs FI can be expressed eiher in unis of capaciance or normalized o Mos commonly FI is normalized bu mus deermine from conex If gaes sized o have same drive as ref inverer = FI prop-k LOD-k

Propagaion Delay in Muliple-Levels of Logic wih Sage Loading Example F ssume all gaes sized for equal wors-case rise/fall imes ssume all gae drives are he same as ha of reference inverer Neglec inerconnec capaciance, assume load of 10 on F oupu Deermine propagaion delay from o F

Propagaion Delay in Muliple-Levels of Logic wih Sage Loading F 3k+1 FI NOR= 4 10 3+k FI NND= 4 ssume all gaes sized for equal wors-case rise/fall imes ssume all gae drives are he same as ha of reference inverer Neglec inerconnec capaciance, assume load of 10 on F oupu Deermine propagaion delay from o F Wha loading will a gae see? Derivaion: 6 FI = 4 2 FI = 7 4 FI = 7 13 4 4 3 4 FI LOD =FI "5" =10

Propagaion Delay in Muliple-Levels of Logic wih Sage Loading Example F 10 ssume all gaes sized for equal wors-case rise/fall imes ssume all gae drives are he same as ha of reference inverer Neglec inerconnec capaciance, assume load of 10 on F oupu DERIVTIONS 6 FI = 4 6 1= 4 2 Deermine propagaion delay from o F 7 FI = 4 7 2= 1 4 7 13 FI =10 4 4 7 13 3= 4 4 4=10 3 FI 4= 5 n n 6 11 20 = k= FI (k+1) = + + +10 = 19.25 k=1 k=1 4 4 4

Propagaion Delay Through Muliple Sages of Logic wih Sage Loading (assuming gae drives are all same as ha of reference inverer) G x2 G xx G 1 G 2 G 3 G n F F I2 F I3 F I4 F I(n+1) G x3 G x4 Idenify he gae pah from o F k = FI (k+1) Propagaion delay from o F: n = FI (k+1) k=1 This approach is analyically manageable, provides modes accuracy and is faihful

Digial ircui Design Hierarchical Design Basic Logic Gaes Properies of Logic Families haracerizaion of MOS Inverer Saic MOS Logic Gaes Raio Logic Propagaion Delay Simple analyical models Elmore Delay Sizing of Gaes Propagaion Delay wih Muliple Levels of Logic Opimal driving of Large apaciive Loads Power Dissipaion in Logic ircuis Oher Logic Syles rray Logic Ring Oscillaors done parial

Wha if he propagaion delay is oo long (or oo shor)? G x2 G xx G 1 G 2 G 3 G n F F I2 F I3 F I4 F I(n+1) G x3 G x4 Propagaion delay from o F: (k+1) k=1 n = FI k = FI (k+1)

Recall: Muliple Inpu Gaes: 2-inpu NOR VDD Device Sizing 2-inpu NND k-inpu NOR k-inpu NND VDD VDD VDD k M2k 1 2 k M21 M22 M2k VOUT B 2 1 M22 M21 k M1k B VOUT M11 M12 M1k 1 2 k 2 M2k 1 M1k Equal Wors ase Rise/Fall (and equal o ha of ref inverer when driving ) W n =? consider he fine prin! W p =? Fases response ( HL or LH ) =? Wors case response (, usually of mos ineres)? Inpu capaciance (FI) =? Minimum Sized (assume driving a load of ) W n =W min W p =W min Fases response ( HL or LH ) =? Slowes response ( HL or LH ) =? Wors case response (, usually of mos ineres)? Inpu capaciance (FI) =?

Recall: Device Sizing Muliple Inpu Gaes: 2-inpu NOR W n =? W p =? Equal Wors ase Rise/Fall (and equal o ha of ref inverer when driving ) (n-channel devices sized same, p-channel devices sized he same) ssume L n =L p =Lmin and driving a load of Inpu capaciance =? FI=? DERIVTIONS B V DD =? (wors case) One degree of freedom was used o saisfy he consrain indicaed W n =W MIN W p =6W MIN 7 7 IN = INB=OX WMIN L MIN+6OX WMINL MIN=7OX WMINL MIN= 4OXWMIN L MIN= 4 4 7 FI= 7 or FI= 4 4 Oher degree of freedom was used o achieve equal rise and fall imes = (wors case)

Overdrive Facors Ref Inv F Example: Deermine prop in 0.5u process if =10pF In 0.5u proc =20ps, =4fF,R PD =2.5K 10 pf = FI = = 2500 4 ff =20ps 2500 = 50nsec Noe his is unaccepably long!

Overdrive Facors V DD M 2 V IN M 1 Scaling widhs of LL devices by consan (W scaled =WxOD) will change drive capabiliy relaive o ha of he reference inverer bu no change relaive value of HL and LH L 1 R PD= PDOD μ W V -V n OX 1 DD Tn R = L1 RPD μ OD W V -V OD n OX 1 DD Tn = L 2 R PU= μ p OX W 2 V DD +V Tp W L +W L IN OX 1 1 2 2 L2 R PUOD= μ OD W V +V p OX 2 DD Tp RPU OD Scaling widhs of LL devices by consan will change FI by OD = O D W L + O D W L O D INOD OX 1 1 2 2 IN

Overdrive Facors Ref Inv Inv wih OD =1000 F F =50nsec =? Example: Deermine prop in 0.5u process if =10pF and OD=1000 1 10 pf 1 = FI = = 2.5 OD 4 ff 1000 Noe sizing he inverer wih he OD improved delay by a facor of 1000!

Overdrive Facors 1000 F By definiion, he facor by which he W/L of all devices are scaled above hose of he reference inverer is ermed he overdrive facor, OD Scaling widhs by overdrive facor DERESES resisance by same facor Scaling all widhs by a consan does no compromise he symmery beween he rise and fall imes (i.e. HL = LH ) Judicious use of overdrive can dramaically improve he speed of digial circuis Large overdrive facors are ofen used Scaling widhs by overdrive facor INRESES inpu capaciance by same facor - So is here any ne gain in speed?

Propagaion Delay wih Over-drive apabiliy Overdrive V IN OD L R = = OD PD HL LH L symmeric Overdrive RPDL = HL+ LH=2 OD OD Define he symmeric Overdrive Facors of he sage o be he facor by which PU and PD resisors are scaled relaive o hose of he reference inverer. RPD RPU R PDEFF = R PUEFF = OD OD R HL PD HL= L OD HL R F IL LH PD LH= L OD LH R 1 1 1 1 PD RPD = + = R F ODHL ODLH ODHL ODLH 2 ODHL ODLH HL LH L L PD L IL

Propagaion Delay wih Over-drive apabiliy Overdrive V IN OD L F IL If inverer wih OD is sized for equal rise/fall, OD HL =OD LH =OD 1 1 2 =RPDL RPDL ODHL ODLH OD = FIL OD OD may be larger or smaller han 1

Propagaion Delay wih Over-drive apabiliy Example ompare he propagaion delays. ssume he OD is 900 in he hird case and 30 in he fourh case. Don worry abou he exra inversion a his ime. V IN =900 L =900 V IN L =900 = 900 901 V IN 900 L =900 =900 901 V IN 30 L =900 =30 30 60 Dramaic reducion in is possible (inpu is driving same in las 3 cases) Will laer deermine wha opimal number of sages and sizing is

Propagaion Delay in Muliple- Levels of Logic wih Sage Loading G 1 G 2 G 3 G n F OD 1: F I2 OD 2: F I3 OD 3: F I4 OD n: F I(n+1) F Ik denoes he oal loading on sage k which is he sum of he F I of all loading on sage k Summary: Propagaion delay from o F: = F n I(k+1) k=1 OD k

Propagaion Delay in Muliple- Levels of Logic wih Sage Loading Will consider an example wih he five cases Equal rise/fall (no overdrive) Equal rise/fall wih overdrive symmeric Overdrive Minimum Sized ombinaion of equal rise/fall, minimum size and overdrive Will develop he analysis mehods as needed

Propagaion Delay in Muliple- Levels of Logic wih Sage Loading G x2 G xx G 1 G 2 G 3 G n F F I2 F I3 F I4 F I(n+1) Equal rise/fall (no overdrive) Equal rise/fall wih overdrive G x3 G x4 (k+1) k=1 n FI(k+1) k=1 OD k = n = FI symmeric overdrive =? Minimum Sized =? ombinaion of equal rise/fall, minimum size and overdrive =?

Driving Noaion Equal rise/fall (no overdrive) Equal rise/fall wih overdrive OD Minimum Sized M symmeric Overdrive OD HL OD LH Noaion will be used only if i is no clear from he conex wha sizing is being used

Propagaion Delay in Muliple-Levels of Logic wih Sage Loading symmeric Overdrive V IN L Recall: Define he symmeric Overdrive Facors of he sage o be he facors by which PU and PD resisors are scaled relaive o hose of he reference inverer. R PDEFF R = OD PD HL R PUEFF R = OD PU LH

Propagaion Delay in Muliple-Levels of symmeric Overdrive Logic wih Sage Loading V IN V IN Gae L L Recall: If inverer is no equal rise/fall R 1 F = = OD 2 OD PD HL L HL PU LH L LH 1 1 1 = HL+ LH= F IL + 2 ODHL OD IL HL R 1 F = = OD 2 OD IL LH = + = LH HL LH FIL OD

Propagaion Delay in Muliple-Levels of symmeric Overdrive Logic wih Sage Loading V IN V IN Gae L L 1 1 1 = HL+ LH= F IL + 2 ODHL OD When propagaing hrough n sages: G 1 G 2 G 3 G n LH F OD HL1 OD LH1 F I2 OD HL2 OD LH2 F I3 OD HL3 OD LH3 F I4 F Ik denoes he oal loading on sage k which is he sum of he F I of all loading on sage k 1 1 n 1 FI(k+1) 2 OD OD k=1 HLk LHk OD HLn OD LHn F I(n+1)

Propagaion Delay in Muliple- Levels of Logic wih Sage Loading G x2 G xx G 1 G 2 G 3 G n F F I2 F I3 F I4 F I(n+1) Equal rise/fall (no overdrive) Equal rise/fall wih overdrive G x3 G x4 (k+1) k=1 n FI(k+1) k=1 OD k = n = FI symmeric overdrive 1 1 n 1 FI(k+1) 2 OD OD k=1 HLk LHk Minimum Sized =? ombinaion of equal rise/fall, minimum size and overdrive =?

Propagaion Delay in Muliple-Levels of Logic wih Sage Loading and Overdrives Will now consider o F propagaion for his circui as an example wih differen overdrives F 50fF 20fF

Propagaion Delay in Muliple- Levels of Logic wih Sage Loading G x2 G xx G 1 G 2 G 3 G n F F I2 F I3 F I4 F I(n+1) Equal rise/fall (no overdrive) Equal rise/fall wih overdrive G x3 G x4 (k+1) k=1 n FI(k+1) k=1 OD k = n = FI symmeric overdrive 1 1 n 1 FI(k+1) 2 OD OD k=1 HLk LHk Minimum Sized =? ombinaion of equal rise/fall, minimum size and overdrive =?

Propagaion Delay in Muliple-Levels of Logic wih Sage Loading Equal rise-fall gaes, no overdrive F 50fF 20fF =2HL In 0.5u proc =20ps, =4fF,R PD =2.5K n = F I k=1 k+1

Propagaion Delay in Muliple-Levels of Logic wih Sage Loading Equal rise-fall gaes, no overdrive Equal Rise/Fall IN / Inverer NOR NND Overdrive Inverer HL LH NOR HL LH NND HL LH 1 3k+1 4 3+k 4 1 1 1 1 1 1 n F / 5 I(k+1) = FI k=1 k+1 k=1

Equal rise-fall gaes, no overdrive In 0.5u proc =20ps, =4fF,R PD =2.5K (Noe: This OX is somewha larger han ha in he 0.5u ON process) 1 1 3k 1 4 20fF 13 4 20fF =5 4fF 3k 1 7 4 4 3k 1 4 10 4 3k 1 4 F I2 =10.25 F I3 =4.25 F I4 =4.25 F I5 =1.25 F I6 =12.5 10 4 3k 1 7 4 4 = 3 k 5 4 4 50fF =12.5 4fF 5 I k+1 k=1 = F F 50fF 10.25 4.25 4.25 1.25 12.5 =32.5

End of Lecure 41