EE539: Analog Integrated Circuit Design;

Similar documents
ECE315 / ECE515 Lecture 11 Date:

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE 546 Lecture 11 MOS Amplifiers

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

EE105 Fall 2014 Microelectronic Devices and Circuits

Chapter 9 Frequency Response. PART C: High Frequency Response

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

Design of Analog Integrated Circuits

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

6.012 Electronic Devices and Circuits Spring 2005

MOS Transistor Theory

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

Lecture 37: Frequency response. Context

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

EE C245 ME C218 Introduction to MEMS Design Fall 2011

EE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors

SWITCHED CAPACITOR AMPLIFIERS

THE INVERTER. Inverter

Electronic Circuits Summary

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

Lecture 23 - Frequency Resp onse of Amplifiers (I) Common-Source Amplifier. May 6, 2003

ECE-305: Fall 2017 MOS Capacitors and Transistors

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation

Power Dissipation. Where Does Power Go in CMOS?

ECE 342 Electronic Circuits. 3. MOS Transistors

Lecture 18. Common Source Stage

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

Digital Integrated Circuits

Homework Assignment 09

E40M Capacitors. M. Horowitz, J. Plummer, R. Howe

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) Prof. Ali M. Niknejad Prof. Rikky Muller

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

High-to-Low Propagation Delay t PHL

At point G V = = = = = = RB B B. IN RB f

Biasing the CE Amplifier

EE 435. Lecture 22. Offset Voltages Common Mode Feedback

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

6.012 MICROELECTRONIC DEVICES AND CIRCUITS

Exact Analysis of a Common-Source MOSFET Amplifier

DC and Transient Responses (i.e. delay) (some comments on power too!)

The Gradual Channel Approximation for the MOSFET:

ECEN 326 Electronic Circuits

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

MOS Transistor I-V Characteristics and Parasitics

ECE 255, Frequency Response

Lecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010

CE/CS Amplifier Response at High Frequencies

Electronics II. Final Examination

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

MOSFET: Introduction

Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power

Chapter7. FET Biasing

DC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

Multistage Amplifier Frequency Response

University of Toronto. Final Exam

EE C245 ME C218 Introduction to MEMS Design

Advanced Current Mirrors and Opamps

Capacitor Action. 3. Capacitor Action Theory Support. Electronics - AC Circuits

ECE 546 Lecture 10 MOS Transistors

EE 435. Lecture 37. Parasitic Capacitances in MOS Devices. String DAC Parasitic Capacitances

The K-Input Floating-Gate MOS (FGMOS) Transistor

E40M. Binary Numbers. M. Horowitz, J. Plummer, R. Howe 1

Lecture 11 VTCs and Delay. No lab today, Mon., Tues. Labs restart next week. Midterm #1 Tues. Oct. 7 th, 6:30-8:00pm in 105 Northgate

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods

EECS 141: FALL 05 MIDTERM 1

Device Models (PN Diode, MOSFET )

Homework 6 Solutions and Rubric

Switching circuits: basics and switching speed

ECE 342 Solid State Devices & Circuits 4. CMOS

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

MOSFET and CMOS Gate. Copy Right by Wentai Liu

Lecture 4: CMOS Transistor Theory

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: CMOS Inverter: Visual VTC. Review: CMOS Inverter: Visual VTC

(Refer Slide Time: 1:49)

Transcription:

EE539: Analog Integrated Circuit Design; Nagendra Krishnapura (nagendra@iitm.ac.in) 4 Feb. 006 1 DIFFERENTIA AMPIFIER Simple differential amplifier circuit is shown in the below figure In this circuit V bias, V dd, and I o such that Vdd + +Vo,bias + Vo,bias V bias + / V bias / to make MOS transistors in saturation. Figure 1: DIFFERENTIA PAIR SMA SIGNA DC GAIN Small signal current flowing in the two transistors are equivalent but in opposite directions,so = = The value of can be calculated by applying KC at node ( ) + ( ) + (v o ) ( ) = 0 1

/ / / / v gs Figure : SMA SIGNA EQUIVAENT CIRCUIT FOR THE DIFFERENTIA PAIR ( + ) = 0 = 0 That implies acts as virtual ground. This is true iff the circuit is fully symmetrical and with fully symmetrical drives. Apply KC at, then The differential output voltage is given by, = + 1 = Dc gain, v o = = v o = + 1 + 1 This DC gain value is equivalent to that of the CS Amplifier.But DC gain of the CS Amplifier is negative.here for the differential pair the DC gain value we got is positive.this is because we have changed the reference. The small signal equivalent circuit for the CS Amplifier amplifier is shown in the below figure If = 0,then we can analyze only the half circuit,the other is negative of this. 3 SMA SIGNA EQUIVAENT CIRCUIT AT HIGH FREQUENCIES If we consider C db, then v o (s) (s) = + sc db 1

3 Vdd + + Figure 3: DIFFERENTIA PAIR If we have connected a capacitor C between two output nodes,then e can devide C in to C and C.Due to the circuit is symmetrical the mid point between C and C is grounded. Now, v o (s) (s) = + sc db + 1 + s(c ) If we cosider C gs,then there is no effect in the Gain equation. If we cosider C gd only, v o (s) (s) = (1 sc gd ) + sc db + 1 + s(c ) + sc gd 4 ARGE SIGNA ANAYSIS OF DIFFERENTIA PAIR If 0, then, V op = V dd I o + v o. e can also write these equation as, V on = V dd I o v o

4 / v o / v gs Figure 4: SMA SIGNA EQUIVAENT CIRCUIT FOR THE CS Amplifier, V op = V dd I o +. V on = V dd I o The sum of the currents flowing through these transistors is I o V dd (V dd Io + ) + Vdd (V dd IoR + ) = I o To calculate individually, Assuming MOSFET as a square law device, µc ox + = 0 (V bias + V T ) + µc ox (V bias V T ) = I o = V bias V T Io µc ox ( )

5 / C db C db / / / v gs Figure 5: SMA SIGNA EQUIVAENT CIRCUIT FOR THE DIFFERENTIA PAIR / / C / / v gs Figure 6: SMA SIGNA EQUIVAENT CIRCUIT FOR THE DIFFERENTIA PAIR Variation in wrt is shown in the below figure, This plot is even function in.in small signal analysis we got = 0.In the above figure slope of the curve at = 0is zero. d d = 0, for large signal analysis. That implies the first coefficient in the Taylor s sereis is zero. To find the output voltage V o = V op V on in the large signal analysis, V o = V op V on = (i 1 i ) V o = µc ox (V bias + V T ) µc ox (V bias V T ) V o = µc ox V o = µc ox The plot for V op V on VS is shown in the below figure. This plot is odd function in. Slope reduces as we go away from origin. (V bias V T ) Io µc ox ( )

6 / / C C / / v gs Figure 7: SMA SIGNA EQUIVAENT CIRCUIT FOR THE DIFFERENTIA PAIR / / / / v gs C gs C gs Figure 8: SMA SIGNA EQUIVAENT CIRCUIT FOR THE DIFFERENTIA PAIR Arguement under the root becomes negative at v 1 i = Io µc ox If increases I 1 increases and and I decreases until carries I 1 all the current. I 1 = I o Io = µc ox This implies it never reaches v 1 i, this condition.so after this, i saturates. Small signal gain : dv o d vi =0 = µc ox I o = For an odd function even ordr derivatives are zero,so for this also. I o, V µc x increaes lin ox early,because all current flows in one transistor,is shown in the below figure. After

7 / / C gd C gd / / v gs Figure 9: SMA SIGNA EQUIVAENT CIRCUIT FOR THE DIFFERENTIA PAIR if = 0, Vdd + V dd I o V dd I o V bias V bias I o Figure 10: DIFFERENTIA PAIR Figure 11: VS

8 I o I o Figure 1: V op V on VS Figure 13: V x VS