EE 434 Lecture 13. Basic Semiconductor Processes Devices in Semiconductor Processes

Similar documents
EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes

EE 330 Lecture 12. Devices in Semiconductor Processes. Resistors Diodes

Circuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

MOS Transistor Properties Review

EE 330 Lecture 18. Small-signal Model (very preliminary) Bulk CMOS Process Flow

LAYOUT TECHNIQUES. Dr. Ivan Grech

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

EE 330 Lecture 17. MOSFET Modeling CMOS Process Flow

EE382M-14 CMOS Analog Integrated Circuit Design

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

MOSFET: Introduction

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

2. (2pts) What is the major reason that contacts from metal to poly are not allowed on top of the gate of a transistor?

6.012 Electronic Devices and Circuits

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

MOS Capacitors ECE 2204

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

nmos IC Design Report Module: EEE 112

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

ECE-305: Fall 2017 MOS Capacitors and Transistors

Chapter 6: Field-Effect Transistors

Lecture 12: MOS Capacitors, transistors. Context

Topics to be Covered. capacitance inductance transmission lines

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

Circle the one best answer for each question. Five points per question.

Chapter 13 Small-Signal Modeling and Linear Amplification

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

NEEDS Thermoelectric Compact Model Documentation Version 1.0.0

Lecture 3: CMOS Transistor Theory

55:041 Electronic Circuits The University of Iowa Fall Final Exam

Introduction and Background

Section 12: Intro to Devices

EE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files - Design Rules

an introduction to Semiconductor Devices

Make sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference

Section 12: Intro to Devices

2. (2pts) What is the major difference between an epitaxial layer and a polysilicon layer?

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Physics for Scientists & Engineers 2

Extensive reading materials on reserve, including

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

EE105 Fall 2014 Microelectronic Devices and Circuits

mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 3 Dominique Thiébaut

EE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

EE105 - Fall 2005 Microelectronic Devices and Circuits

The Gradual Channel Approximation for the MOSFET:

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

Lecture 040 Integrated Circuit Technology - II (5/11/03) Page ECE Frequency Synthesizers P.E. Allen

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Bipolar Junction Transistor (BJT) - Introduction

Lecture 11: MOS Transistor

Lecture 12 CMOS Delay & Transient Response

ECE321 Electronics I

Lecture 12: MOSFET Devices

Homework Assignment 09

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Lecture 7 MOS Capacitor

EE 435. Lecture 37. Parasitic Capacitances in MOS Devices. String DAC Parasitic Capacitances

EECS130 Integrated Circuit Devices

EE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors

5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS

Objective of Lecture Discuss resistivity and the three categories of materials Chapter 2.1 Show the mathematical relationships between charge,

EE 435. Lecture 22. Offset Voltages

EEE598D: Analog Filter & Signal Processing Circuits

in Electronic Devices and Circuits

Integrated Circuits & Systems

Problem info Geometry model Labelled Objects Results Nonlinear dependencies

DIFFUSION - Chapter 7

Lecture 11: J-FET and MOSFET

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods

figure shows a pnp transistor biased to operate in the active mode

Chapter 2 The Well 9/5/2017. E E 480 Introduction to Analog and Digital VLSI Paul M. Furth New Mexico State University

Conventional Paper I-2010

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

Electrical Characteristics of MOS Devices

Device 3D. 3D Device Simulator. Nano Scale Devices. Fin FET

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

Operational Amplifiers

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

Chapter 25 Current, Resistance, and Electromotive Force

Lecture 04 Review of MOSFET

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Transcription:

EE 434 Lecture 3 Basic Semiconductor Processes Devices in Semiconductor Processes

Quiz 9 The top view of a device fabricated in a bulk CMOS process is shown in the figure below a) Identify the device b) Sketch a cross-section along the AA section line A A Metal Poly Active p-select n-well Contact

And the number is. 8 6 9 7 5 4 2 3

Quiz 9 Solution a) p-channel MOS Transistor A A

Review from Last Time Process Flow is a recipe for the process Shows what can and can not be made Gives insight into performance capabilities and limitations Designer has control only of top view Some masks may be automatically generated Geometric Description File (GDF) contains all information about a layout and serves as interface with foundry

C D Guard Rings and Bulk Attachment A A B B C D

Basic Devices and Device Models Resistor Diode Capacitor MOSFET BJT

Basic Devices and Device Models Resistor Diode Capacitor MOSFET BJT

Device Modeling Goal: Obtain a mathematical relationship between the port variables of a device.

Device Modeling Goal: Obtain a mathematical relationship between the port variables of a device. Without loss of generality, one terminal can be selected as a reference (this can be done in one of 4 ways!) I 4-Terminal Device I 2 I 3 V V 2 V 3 Thus modeling problem is that of determining mathematical relationship Between the six variables I, I 2, I 3, V, V 2, and V 3

Device Modeling Goal: Obtain a mathematical relationship between the port variables of a device. I 4-Terminal Device I 2 I 3 V V 2 V 3 Any 3 of the 6 variables {I, I 2, I 3, V, V 2, V 3 } can be selected as independent variables and the remaining 3 variables can be selected as dependent variables 6 3 6! = = 3!3! There are 20 ways this can be done Thus there are 4x20=80 different mathematical representations of a 4-terminal device and all predict identical performance!

Device Modeling Goal: Obtain a mathematical relationship between the port variables of a device. I 4-Terminal Device I 2 I 3 V V 2 V 3 By convention, will pick { V, V 2, V 3 } as the independent variables and {I, I 2, I 3 } as the dependent variables

Device Modeling Goal: Obtain a mathematical relationship between the port variables of a device. I 4-Terminal Device I 2 I 3 V V 2 V 3 Modeling Goal: Obtain f, f 2, and f 3 that sufficiently accurately characterize the device I I I = f = f = f ( V,V,V ) ( V,V,V ) 2 2 ( V ),V 2,V3 3 3

Device Modeling Goal: Obtain a mathematical relationship between the port variables of a device. I I I I I 2 3 2 = f = f = f 2 3 = f = f ( V,V 2,V3 ) ( V,V 2,V3 ) ( V ),V 2,V3 2 ( V,V 2 ) ( V,V ) 2 I = f V ( ) }

Resistors Generally thin-film devices Almost any thin-film layer can be used as a resistor Diffused resistors Poly Resistors Metal Resistors Thin-film adders (SiCr or NiCr) Subject to process variations, gradient effects and local random variations Often temperature and voltage dependent Ambient temperature Local Heating Nonlinearities often a cause of distortion when used in circuits Trimming possible resistors Laser,links,switches

Resistor Model W d L V I Model: R = V I

Resistivity Volumetric measure of conduction capability of a material Area is A units : ohm cm L R ρ = AR L for homogeneous material, ρ A, R, L

Sheet Resistance W d L R RW R = ( for d << w, d << L ) units : ohms / L for homogeneous materials, R is independent of W, L, R

Relationship between ρ and R R = ρ = RW L AR L ρ = A W R = W d W A ρ = R W A = W R = d x d R Number of squares, N S, often used instead of L / W in determining resistance of film resistors R=R N S

Example W L R =?

Example L L = W N S W

Example.4 8 7 6 5 4 3 2 R =?

Example.4 8 7 6 5 4 3 2 R =? N S =8.4 R = R (8.4)

Corners in Film Resistors Corner Rule of Thumb:.55 squares for each corner

Example 2 Determine R if R = 00 Ω /

Example 2 2 3 4 5 6.55 2 3 4 5 6 7.55 N S =7. R = (7.) R R = 70 Ω 2 3

Resistivity of Materials used in Semiconductor Processing Cu:.7E-6 Ωcm Al: 2.7E-4 Ωcm Gold: 2.4E-6 Ωcm Platinum: 3.0E-6 Ωcm n-si:.25 to 5 Ωcm intrinsic Si: 2.5E5 Ωcm SiO 2 : E4 Ωcm

Temperature Coefficients Used for indicating temperature sensitivity of resistors & capacitors For a resistor: TCR = R dr dt 6 0 op. temp ppm C This diff eqn can easily be solved if TCR is a constant R R ( T ) R( T ) 2 = e T 2 T 0 6 TCR ( ) ( ) ( ) T R T + T T 2 2 6 TCR 0 Identical Expressions for Capacitors

Voltage Coefficients Used for indicating voltage sensitivity of resistors & capacitors For a resistor: VCR = R dr dv 6 0 ref voltage ppm This diff eqn can easily be solved if VCR is a constant R ( V ) R( V ) 2 = e V 2 V 0 6 VCR ( ) ( ) ( ) V R V + V V 2 6 R 2 V VCR 0 Identical Expressions for Capacitors

Temperature and Voltage Coefficients Temperature and voltage coefficients often quite large for diffused resistors Temperature and voltage coefficients often quite small for poly and metal resistors

End of Lecture 3