Fail-Safe, High-Speed (10Mbps), Slew-Rate-Limited RS-485/RS-422 Transceivers

Similar documents
3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers

3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers

Selection Table LOW- POWER SHUTDOWN RECEIVER/ DRIVER ENABLE

MAX14784E/MAX14786E/ MAX14787E/MAX14789E. Full-Duplex, ±35kV ESD-Protected, RS-485 Transceivers for High-Speed Communication. General Description

Maxim Integrated Products 1

TOP VIEW V L GND I/O V L GND

Dual High-Speed 1.5A MOSFET Drivers

MAX471/MAX472 PART TEMP. RANGE PIN-PACKAGE. MAX471EPA 0 C to +70 C

DATASHEET ISL83080E/82E/83E/84E/85E/86E/88E. Features. Applications. ±15kV ESD, 5V, Full Fail-Safe, 1/8 Unit Load, RS-485/RS-422 Transceivers

COM COM GND MAX4644 OFF OFF

1ppm/ C, Low-Noise, +2.5V/+4.096V/+5V Voltage References

ILX485 Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers

Regulated 3.3V Charge Pump MAX679

Precision, Micropower, Low-Dropout, High- Output-Current, SO-8 Voltage References

PART. Maxim Integrated Products 1

Low-Cost, Micropower, Low-Dropout, High-Output-Current, SOT23 Voltage References

Precision, 8-Channel/Dual 4-Channel, High-Performance, CMOS Analog Multiplexers

35Ω, Low-Voltage, SPST/SPDT Analog Switches in UCSP Package

MAX4636EUB -40 C to +85 C 10 µmax 1 NO1 IN1 GND. 3 x 3 THIN QFN OFF ON ON OFF SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

Four-Channel Thermistor Temperature-to-Pulse- Width Converter

MAX14753 V DD INA0 INA1 INA2 INA3 OUT INB0 INB1 INB2 INB3

MAX TEMPCO (ppm/ C) INITIAL ERROR (mv)

High-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035

SC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference

Maxim Integrated Products 1

Low-Voltage Analog Temperature Sensors in SC70 and SOT23 Packages

MAX481/MAX483/MAX485/ MAX487 MAX491/MAX1487

PART. Maxim Integrated Products 1

Compact, Dual-Output Charge Pump

4-Pin µp Voltage Monitors with Pin-Selectable Power-On Reset Timeout Delay

9A HIGH-SPEED MOSFET DRIVERS

2Ω, Quad, SPST, CMOS Analog Switches

Monolithic CMOS Analog Multiplexers

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

with Manual Reset and Watchdog Timer

Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers with Latchable Inputs

74ALVCH bit universal bus transceiver (3-State)

Octal 3-State Noninverting Transparent Latch

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs

Ultra-Low-Power Series Voltage Reference

TC74HC7292AP,TC74HC7292AF

N.C. OUT. Maxim Integrated Products 1

MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches

M74HC4543TTR BCD TO 7 SEGMENT LATCH/DECODER/LCD DRIVER

5 8 LED MAX6950/MAX6951 MAX6950/MAX6951 SPI TM QSPI TM MICROWIRE TM 7 LED LED 2.7V MAX LED MAX LED 16 (0-9 A-F) RAM 16 7 LED LED

74LVQ138 Low Voltage 1-of-8 Decoder/Demultiplexer

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

Low Voltage 2-1 Mux, Level Translator ADG3232

TOP VIEW. Maxim Integrated Products 1

Precision, Low-Power, Low-Dropout, SOT23-3 Voltage References

DM74LS240 DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4 Bit Counters

MAX2232/MAX2233 PART MAX2232EEE MAX2233EEE. -40 C to +85 C 16 PQSOP 16 PQSOP. -40 C to +85 C TOP VIEW MAX2232 MAX2233 PQSOP

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1

12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS

DS34C87T CMOS Quad TRI-STATE Differential Line Driver

Precision, 16-Channel/Dual 8-Channel, High-Performance, CMOS Analog Multiplexers

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125

Period/Frequency Output

Presettable Counters High-Performance Silicon-Gate CMOS

IN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

Switched-Capacitor Voltage Doublers

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS

Dual Ultra-Low-Voltage SOT23 µp Supervisors with Manual Reset and Watchdog Timer

Hex inverting Schmitt trigger with 5 V tolerant input

FSUSB31 Low-Power 1-Port Hi-Speed USB 2.0 (480Mbps) Switch

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

Pin Configurations/Functional Diagrams/Truth Tables IN V+ GND SOT23-6* MAX4544 ON OFF OFF ON SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

LOW HIGH OFF ON. Maxim Integrated Products 1

UNISONIC TECHNOLOGIES CO., LTD

Improved, SPST/SPDT Analog Switches

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

MAX4638/MAX Ω, Single 8:1 and Dual 4:1, Low-Voltage Analog Multiplexers

TC74VHC574F,TC74VHC574FW,TC74VHC574FT,TC74VHC574FK

TC74HC373AP,TC74HC373AF,TC74HC373AFW

MM74HC374 3-STATE Octal D-Type Flip-Flop

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

Dual JK Flip-Flop IW4027B TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE. Rev. 00

74VHCT373A Octal D-Type Latch with 3-STATE Outputs

MM74HC573 3-STATE Octal D-Type Latch

GTLP16T Bit LVTTL/GTLP Universal Bus Transceiver with High Drive GTLP and Individual Byte Controls

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

TC74HC74AP,TC74HC74AF,TC74HC74AFN

LE Ω SECOND SOURCE BLEED RESISTORS PART. Maxim Integrated Products 1 MAX4800A MAX4802A. TQFP 7mm x 7mm ; Rev 0; 5/08 N.C. (RGND) TOP VIEW GND

MM74C93 4-Bit Binary Counter

CONDITIONS T amb = 25 C; GND = 0V. C L = 50pF; V CC = 5V 4.4 ns. Outputs disabled; V O = 0V or V CC

3-Pin Microprocessor Reset Circuits

MM74C73 Dual J-K Flip-Flops with Clear and Preset

74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

74LS240 / 74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

10Ω, Quad, SPST, CMOS Analog Switches

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

MM54HC244 MM74HC244 Octal TRI-STATE Buffer

Transcription:

19-11; ev 1; 1/97 General escription The high-speed traceivers for S-/S- communication contain one driver and one receiver. These devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. This mea that the receiver output will be a logic high if all tramitters on a terminated bus are disabled (high impedance). The MX00/MX01/MX0 feature reduced slew-rate drivers that minimize EMI and reduce reflectio caused by improperly terminated cables, allowing error-free data tramission up to 11kbps. The MX0/MX0/MX0 offer higher driver output slew-rate limits, allowing tramit speeds up to 00kbps. The MX06/MX07/MX0 s driver slew rates are not limited, making tramit speeds up to Mbps possible. The MX09 s slew rate is selectable between 11kbps, 00kbps, and Mbps by driving a selector pin with a single three-state driver. These traceivers typically draw µ of supply current when unloaded, or when fully loaded with the drivers disabled. ll devices have a 1/-unit-load receiver input impedance that allows up to 6 traceivers on the bus. The MX0/MX0/MX0 are intended for halfduplex communicatio, while the MX00/MX01/ MX0/MX0/MX06/MX07 are intended for full-duplex communicatio. The MX09 is selectable between half-duplex and full-duplex operation. It also features independently programmable receiver and tramitter output phase via separate pi. True Fail-Safe eceiver While Maintaining EI/TI- Compatibility Enhanced Slew-ate Limiting Facilitates Error-Free ata Tramission (MX00 MX0/MX09) 1n Low-Current Shutdown Mode (except MX01/MX0/MX07) Pin-Selectable Full/Half-uplex Operation (MX09) Phase Controls to Correct for Twisted-Pair eversal (MX09) llow Up to 6 Traceivers on the us PT MX00CP MX00CS MX00EP MX00ES TEMP. NGE PIN-PCKGE 1 Plastic P 1 SO 1 Plastic P 1 SO Features pplicatio S-/S- Communicatio Level Tralators Traceivers for EMI-Seitive pplicatio Industrial-Control Local rea Networks Ordering Information Ordering Information continued on last page. Selection Table Part Half/Full uplex ata ate (Mbps) Slew ate Limited Low- Power Shutdown eceiver/ river Enable Quiescent Current (µ) Traceivers On us Pin Count Industry- Standard Pinout MX00 Full 0.11 6 1 7 MX01 Full 0.11 No No 6 7179 MX0 Half 0.11 6 7176 MX0 Full 0. 6 1 7 MX0 Full 0. No No 6 7179 MX0 Half 0. 6 7176 MX06 Full No 6 1 7 MX07 Full No No No 6 7179 MX0 Half No 6 7176 MX09 Selectable Selectable Selectable 6 1 7* *Pin-compatible with 7, with additional features implemented using pi 1, 6,, and 1. Maxim Integrated Products 1 For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-00-99-00. For small orders, phone 1-00--769.

SOLUTE MXIMUM TINGS Supply Voltage (V CC )...+7V Control Input Voltage (, )...-0.V to (V CC + 0.V) Special Input Voltage (H/F, SL, TXP, XP)...-0.V to (V CC + 0.V) river Input Voltage ()...-0.V to (V CC + 0.V) river Output Voltage (,,, )...±1V eceiver Input Voltage (, )...±1V eceiver Input Voltage, Full uplex (, )...±V eceiver Output Voltage ()...-0.V to (V CC + 0.V) Stresses beyond those listed under bsolute Maximum atings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated in the operational sectio of the specificatio is not implied. Exposure to absolute maximum rating conditio for extended periods may affect device reliability. C ELECTICL CHCTEISTICS Continuous Power issipation -Pin Plastic P (derate 9.09mW/ C above +70 C)...77mW -Pin SO (derate.mw/ C above +70 C)...71mW 1-Pin Plastic P (derate.0mw/ C above +70 C)...00mW 1-Pin SO (derate.mw/ C above +70 C)...667mW Operating Temperature anges MX0_C... MX0_E... Storage Temperature ange...-6 C to +10 C Lead Temperature (soldering, sec)...+00 C (V CC = +V ±%, T = T MIN to T MX, unless otherwise noted. Typical values are at V CC = +V and T = + C.) (Note 1) PMETE SMOL CONTIONS MIN TP MX UNITS IVE ifferential river Output (no load) ifferential river Output Change in Magnitude of ifferential Output Voltage (Note ) river Common-Mode Output Voltage Change In Magnitude of Common-Mode Voltage (Note ) Input High Voltage Input Low Voltage Input Hysteresis SL Input Current Input High Voltage Input Middle Voltage Input Low Voltage SL Input Current Input Current ( and ) Full uplex Output Leakage ( and ) Full uplex river Short-Circuit Output Current (Note ) V O1 V O V O V OC V OC Figure, = 0Ω (S-).0 Figure, = 7Ω (S-) 1. Figure, = 0Ω or = 7Ω Figure, = 0Ω or = 7Ω Figure, = 0Ω or = 7Ω V IH1,,, H/F, TXP, XP.0 V V IL1,,, H/F, TXP, XP 0. V V HS MX00 MX0, and MX09 with SL = V CC or unconnected 0 mv I IN1,, ± I IN H/F, TXP, XP, internal pull-down 0 µ V IH SL V CC - 0. V V IM SL (Note ) 0.V CC 0.6V CC V V IL SL 0. V I IN SL = V CC 7 SL = GN (Note ) -7 µ I IN = GN, V IN = 1V 1 V CC = GN or.v V IN = -7V -7 µ I O V O1 Figure = GN, V CC = GN or.v V IN = 1V V IN = -7V -0-7V V OUT V CC -0 0V V OUT 1V 0V V OUT V CC ± 0. 0. 1 0 V V V V V µ m

C ELECTICL CHCTEISTICS (continued) (V CC = +V ±%, T = T MIN to T MX, unless otherwise noted. Typical values are at V CC = +V and T = + C.) (Note 1) PMETE CEIVE eceiver ifferential Threshold Voltage eceiver Input Hysteresis eceiver Output High Voltage eceiver Output Low Voltage Three-State Output Current at eceiver eceiver Input esistance eceiver Output Short-Circuit Current SUPPL CUNT Supply Current Supply Current in Shutdown Mode SMOL V TH V TH V OH V OL I O IN I OS I CC I SHN -7V V CM 1V I O = -m, V I = -0mV I O = m, V I = -00mV 0.V V O.V -7V V CM 1V 0V V V CC No load, = = GN or V CC, SL = V CC No load, = = GN or V CC, SL = GN = GN, V = V CC CONTIONS = V CC = GN = V CC = GN MIN TP MX -00-1 -0 V CC -1. 96 0. ±1 ±7 ±9 0 900 600 7 00 0 00 0.001 UNITS mv mv V V µ kω m µ µ µ Note 1: ll currents into the device are positive; all currents out of the device are negative. ll voltages are referred to device ground unless otherwise noted. Note : V O and V OC are the changes in V O and V OC, respectively, when the input changes state. Note : The SL pin is internally biased to V CC / by a 0kΩ/0kΩ resistor divider. It is guaranteed to be V CC / if left unconnected. Note : Maximum current level applies to peak current just prior to foldback-current limiting; minimum current level applies during current limiting.

SWITCHING CHCTEISTICS MX00 MX0, and MX09 with SL = Unconnected (V CC = +V ±%, T = T MIN to T MX, unless otherwise noted. Typical values are at V CC = +V and T = + C.) PMETE river Input to Output river Output Skew t PLH - t PHL river ise or Fall Time Maximum ata ate river Enable to Output High river Enable to Output Low river isable Time from Low river isable Time from High SMOL CONTIONS MIN TP MX t PLH Figures 7 and 9, FF = Ω, 00 00 600 t PHL C L1 = C L = 0pF 00 00 600 t SKEW t, t F f MX t H t L t L t H Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures and, C L = 0pF, S closed Figures and, C L = 0pF, S1 closed Figures and, C L = 1pF, S1 closed Figures and, C L = 1pF, S closed 667 10 00 11 - ±00 00 00 0 0 UNITS kbps eceiver Input to Output t PLH, t PHL Figures 11 and 1; V I.0V; rise and fall time of V I 1 17 00 t PLH - t PHL ifferential eceiver Skew t SK Figures 11 and 1; V I.0V; rise and fall time of V I 1 ±0 eceiver Enable to Output Low eceiver Enable to Output High eceiver isable Time from Low t L t H t L Figures 6 and 1, C L = 0pF, S1 closed Figures 6 and 1, C L = 0pF, S closed Figures 6 and 1, C L = 0pF, S1 closed 0 0 0 0 0 0 eceiver isable Time from High t H Figures 6 and 1, C L = 0pF, S closed 0 0 Time to Shutdown t SHN (Note ) 0 00 600 river Enable from Shutdown to Output High t H(SHN) Figures and, C L = 1pF, S closed 6000 river Enable from Shutdown to Output Low t L(SHN) Figures and, C L = 1pF, S1 closed 6000 eceiver Enable from Shutdown to Output High t H(SHN) Figures 6 and 1, C L = 0pF, S closed 00 eceiver Enable from Shutdown to Output Low t L(SHN) Figures 6 and 1, C L = 0pF, S1 closed 00

SWITCHING CHCTEISTICS MX0 MX0, and MX09 with SL = VCC (V CC = +V ±%, T = T MIN to T MX, unless otherwise noted. Typical values are at V CC = +V and T = + C.) PMETE river Input to Output river Output Skew t PLH - t PHL river ise or Fall Time Maximum ata ate river Enable to Output High river Enable to Output Low river isable Time from Low river isable Time from High eceiver Input to Output SMOL t PLH t PHL t SKEW t, t F f MX t H t L t L t H t PLH, t PHL CONTIONS Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures and, C L = 0pF, S closed Figures and, C L = 0pF, S1 closed Figures and, C L = 1pF, S1 closed Figures and, C L = 1pF, S closed Figures 11 and 1; V I.0V; rise and fall time of V I 1 MIN TP MX 0 70 00 0 70 00 00 0 70 00 - ±0 00 00 0 0 17 00 UNITS kbps t PLH - t PHL ifferential eceiver Skew t SK Figures 11 and 1; V I.0V; rise and fall time of V I 1 ±0 eceiver Enable to Output Low t L Figures 6 and 1, C L = 0pF, S1 closed 0 0 eceiver Enable to Output High t H Figures 6 and 1, C L = 0pF, S closed 0 0 eceiver isable Time from Low t L Figures 6 and 1, C L = 0pF, S1 closed 0 0 eceiver isable Time from High t H Figures 6 and 1, C L = 0pF, S closed 0 0 Time to Shutdown t SHN (Note ) 0 00 600 river Enable from Shutdown to Output High t H(SHN) Figures and, C L = 1pF, S closed 00 river Enable from Shutdown to Output Low t L(SHN) Figures and, C L = 1pF, S1 closed 00 eceiver Enable from Shutdown to Output High t H(SHN) Figures 6 and 1, C L = 0pF, S closed 00 eceiver Enable from Shutdown to Output Low t L(SHN) Figures 6 and 1, C L = 0pF, S1 closed 00

SWITCHING CHCTEISTICS MX06 MX0, and MX09 with SL = GN (V CC = +V ±%, T = T MIN to T MX, unless otherwise noted. Typical values are at V CC = +V and T = + C.) PMETE river Input to Output river Output Skew t PLH - t PHL river ise or Fall Time Maximum ata ate river Enable to Output High river Enable to Output Low river isable Time from Low river isable Time from High eceiver Input to Output SMOL t PLH t PHL t SKEW t, t F f MX t H t L t L t H t PLH, t PHL CONTIONS Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures 7 and 9, FF = Ω, C L1 = C L = 0pF Figures and, C L = 0pF, S closed Figures and, C L = 0pF, S1 closed Figures and, C L = 1pF, S1 closed Figures and, C L = 1pF, S closed Figures 11 and 1; V I.0V; rise and fall time of V I 1 MIN TP MX 60 60 -. ± 1 10 10 0 0 6 10 UNITS Mbps t PLH - t PHL ifferential eceiver Skew t SK Figures 11 and 1; V I.0V; rise and fall time of V I 1 0 ± eceiver Enable to Output Low t L Figures 6 and 1, C L = 0pF, S1 closed 0 0 eceiver Enable to Output High t H Figures 6 and 1, C L = 0pF, S closed 0 0 eceiver isable Time from Low t L Figures 6 and 1, C L = 0pF, S1 closed 0 0 eceiver isable Time from High t H Figures 6 and 1, C L = 0pF, S closed 0 0 Time to Shutdown t SHN (Note ) 0 00 600 river Enable from Shutdown to Output High t H(SHN) Figures and, C L = 1pF, S closed 0 river Enable from Shutdown to Output Low t L(SHN) Figures and, C L = 1pF, S1 closed 0 eceiver Enable from Shutdown to Output High t H(SHN) Figures 6 and 1, C L = 0pF, S closed 00 eceiver Enable from Shutdown to Output Low t L(SHN) Figures 6 and 1, C L = 0pF, S1 closed 00 Note : The device is put into shutdown by bringing high and low. If the enable inputs are in this state for less than 0, the device is guaranteed not to enter shutdown. If the enable inputs are in this state for at least 600, the device is guaranteed to have entered shutdown. 6

(V CC = +V, T = + C, unless otherwise noted.) NO-LO SUPPL CUNT (µ) 00 7 0 00 0 00 NO-LO SUPPL CUNT vs. TEMPETU : MX06 MX0, MX09 WITH SL = GN : MX00 MX0, MX09 WITH SL = OPEN O V CC -60-0 -0 0 0 0 60 0 0 TEMPETU ( C) = V CC = GN MX00/09 TOC-16 OUTPUT CUNT (m) 60 0 0 0 0 0 OUTPUT CUNT vs. CEIVE OUTPUT LOW VOLTGE 0 1 OUTPUT LOW VOLTGE (V) Typical Operating Characteristics MX00/09 TOC- OUTPUT CUNT (m) 0 0 1 0 OUTPUT CUNT vs. CEIVE OUTPUT HIGH VOLTGE 0 1 OUTPUT HIGH VOLTGE (V) MX00/09 TOC- SHUTOWN CUNT (n) 0 1 16 1 1 6 SHUTOWN CUNT vs. TEMPETU MX00/09 TOC-1 OUTPUT LOW VOLTGE (V) 0.0 0. 0.0 0. 0.0 0. 0.0 0.1 CEIVE OUTPUT LOW VOLTGE vs. TEMPETU I = m MX00/09 TOC- OUTPUT VOLTGE (V).....1.0.9 CEIVE OUTPUT HIGH VOLTGE vs. TEMPETU I = m MX00/09 TOC- 0-60 -0-0 0 0 0 60 0 0 TEMPETU ( C) 0. -60-0 -0 0 0 0 60 0 0 TEMPETU ( C). -60-0 -0 0 0 0 60 0 0 TEMPETU ( C) PPGTION L () 10 1 10 1 10 CEIVE PPGTION L (00kbps MO) vs. TEMPETU C LO = 0pF MX00/09 TOC-7 PPGTION L () 11 1 6 0 9 96 CEIVE PPGTION L (Mbps MO) vs. TEMPETU C LO = 0pF MX00/09 TOC- PPGTION L (µs).0.1..0.00 1.9 IVE PPGTION L (11kbps MO) vs. TEMPETU t = Ω MX00/09 TOC-9 11-60 -0-0 0 0 0 60 0 0 TEMPETU ( C) 9-60 -0-0 0 0 0 60 0 0 TEMPETU ( C) 1.90-60 -0-0 0 0 0 60 0 0 TEMPETU ( C) 7

Typical Operating Characteristics (continued) (V CC = +V, T = + C, unless otherwise noted.) PPGTION L () 90 0 0 00 760 70 60 60 600 60 0 IVE PPGTION L (00kbps MO) vs. TEMPETU t = Ω -60-0 -0 0 0 0 60 0 0 TEMPETU ( C) MX00/09 TOC- PPGTION L () 60 0 0 0 0 IVE PPGTION L (Mbps MO) vs. TEMPETU t = Ω -60-0 -0 0 0 0 60 0 0 TEMPETU ( C) MX00/09 TOC-11 OUTPUT VOLTGE (V) 1.90 1.9 1. 1.7 1.6 1. 1. 1. IVE FFENTIL OUTPUT VOLTGE vs. TEMPETU -60-0 -0 0 0 0 60 0 0 TEMPETU ( C) t = Ω MX00/09 TOC-1 OUTPUT CUNT (m) 0 1 0.1 IVE OUTPUT CUNT vs. FFENTIL OUTPUT VOLTGE MX00 TOC-1 OUTPUT CUNT (m) 10 10 0 0 60 0 0 OUTPUT CUNT vs. IVE OUTPUT LOW VOLTGE MX00- OUTPUT CUNT (m) -0-90 -0-70 -60-0 -0-0 -0 - OUTPUT CUNT vs. IVE OUTPUT HIGH VOLTGE MX00/09 TOC-7 0.01 0 1 FFENTIL OUTPUT VOLTGE (V) 0 0 6 1 OUTPUT LOW VOLTGE (V) 0 - -6 - - 0 OUTPUT HIGH VOLTGE (V) 6

(V CC = +V, T = + C, unless otherwise noted.) V - V CEIVE PPGTION L MX06 MX0, N MX09 WITH SL = GN 0/div MX00/09 TP-1 Typical Operating Characteristics (continued) V/div V/div V - V CEIVE PPGTION L MX00 MX0, N MX09 WITH SL = OPEN O V CC 0/div MX00/09 TP-17 V/div V/div IVE PPGTION L MX00/MX01/MX0, N MX09 WITH SL = OPEN MX00/09 TP-0 V/div V - V.V/div µs/div IVE PPGTION L MX0/MX0/MX0, N MX09 WITH SL = V CC MX00/09 TP-1 IVE PPGTION L MX06/MX07/MX0, N MX09 WITH SL = GN MX00/09 TP- V/div V/div V - V.V/div V - V.V/div 00/div 0/div 9

MX00 MX0 MX06 FULL-UPLEX VICES MX01 MX0 MX07 PIN MX0 MX0 MX0 HLF- UPLEX VICES 1 FULL- UPLEX MO 1 MX09 HLF- UPLEX MO 1 NME H/F FUNCTION Pin escription Half/Full-uplex Selector Pin. Connect H/F to V CC for half-duplex mode; connect to GN or leave unconnected for full-duplex mode. eceiver Output. When is low and if - -0mV, will be high; if - -00mV, will be low. eceiver Output Enable. rive low to enable ; is high impedance when is high. rive high and low to enter low-power shutdown mode. river Output Enable. rive high to enable driver outputs. These outputs are high impedance when is low. rive high and low to enter low-power shutdown mode. river Input. With high, a low on forces noninverting output low and inverting output high. Similarly, a high on forces noninverting output high and inverting output low. 6 6 SL Slew-ate-Limit Selector Pin. Connect SL to GN for Mbps communication rate; connect to V CC for 00kbps communication rate. Leave unconnected for 11kbps communication rate. 6, 7 7 7 GN Ground TXP Tramitter Phase. Connect TXP to GN, or leave floating for normal tramitter phase/polarity. Connect to V CC to invert the tramitter phase/polarity. 9 9 Noninverting river Output 9 Noninverting eceiver Input and Noninverting river Output* 6 Inverting river Output Inverting eceiver Input and Inverting river Output* 11 7 11 Inverting eceiver Input 11 eceiver Input esistors* 7 Inverting eceiver Input and Inverting river Output

MX00 MX0 MX06 MX01 MX0 MX07 FULL-UPLEX VICES PIN MX0 MX0 MX0 HLF- UPLEX VICES FULL- UPLEX MO MX09 HLF- UPLEX MO NME 1 1 Noninverting eceiver Input 1 eceiver Input esistors* Pin escription (continued) FUNCTION 6 Noninverting eceiver Input and Noninverting river Output 1 1 XP eceiver Phase. Connect XP to GN, or leave unconnected for normal tramitter phase/polarity. Connect to V CC to invert the receiver phase/polarity. 1 1 1 1 V CC Positive Supply;.7V V CC.V 1,, 1 N.C. Not Connected. Not internally connected. *(MX09 only.) In half-duplex mode, the driver outputs serve as receiver inputs. The full-duplex receiver inputs ( and ) will still have a 1/-unit load, but are not connected to the receiver. Function Tables MX00/MX0/MX06 TNSMITTING INPUTS OUTPUTS X 1 1 0 1 X 1 0 1 0 0 0 X High- High- 1 0 X Shutdown CEIVING INPUTS OUTPUT - 0 X -0.0V 1 0 X -0.V 0 0 X Open/shorted 1 1 1 X High- 1 0 X Shutdown MX01/MX0/MX07 TNSMITTING INPUT OUTPUTS 1 0 1 0 1 0 CEIVING INPUTS OUTPUT - -0.0V 1-0.V 0 Open/shorted 1 X = on t care Shutdown mode, driver and receiver outputs high impedance 11

MX0/MX0/MX0 TNSMITTING INPUTS OUTPUTS / / X 1 1 0 1 X 1 0 1 0 0 0 X High- High- 1 0 X Shutdown CEIVING INPUTS OUTPUT - 0 X -0.0V 1 0 X -0.V 0 0 X Open/shorted 1 1 1 X High- 1 0 X Shutdown MX09 Function Tables (continued) INPUTS TNSMITTING OUTPUTS TXP 0 X 1 1 0 1 0 X 1 0 1 0 1 X 1 1 1 0 1 X 1 0 0 1 X 0 0 X High- High- X 1 0 X Shutdown INPUTS OUTPUT H/F XP - - 0 0 0 X -0.0V X 1 0 0 0 X -0.V X 0 0 1 0 X -0.0V X 0 0 1 0 X -0.V X 1 1 0 0 0 X -0.0V 1 1 0 0 0 X -0.V 0 1 1 0 0 X -0.0V 0 1 1 0 0 X -0.V 1 0 0 0 X CEIVING Open/ shorted X 1 1 0 0 0 X Open/ shorted 1 0 1 0 X Open/ shorted X 0 1 1 0 0 X Open/ shorted X X 1 1 X X High- X X 1 0 X X Shutdown 0 X = on t care Shutdown mode, driver and receiver outputs high impedance 1

TOP VIEW TOP VIEW N.C. GN GN TOP VIEW V CC 1 6 7 1 P/SO 1 1 1 11 9 V CC N.C. N.C. 1,, 1 NC V CC 1 V CC 1 9 1 11 6, 7 GN 6 0.1µF t 0.1µF MX00 MX0 MX06 Figure 1. MX00/MX0/MX06 Pin Configuration and Typical Full-uplex Operating Circuit TOP VIEW MX01 MX0 MX07 t t V CC GN V CC 7 GN P/SO 6 7 t GN GN Figure. MX01/MX0/MX07 Pin Configuration and Typical Full-uplex Operating Circuit TOP TOP VIEW VIEW 1 7 6 V CC GN 1 V CC 7 t 6 GN 0.1µF MX0 MX0 MX0 t P/SO NOTE: PIN LELS N ON TIMING, TEST, N WVEFOM GMS FE TO PINS N WHEN IS HIGH. Figure. MX0/MX0/MX0 Pin Configuration and Typical Half-uplex Operating Circuit 1

etailed escription The high-speed traceivers for S-/S- communication contain one driver and one receiver. These devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted, or when they are connected to a terminated tramission line with all drivers disabled (see Fail-Safe section). The MX00/ MX01/MX0 feature reduced slew-rate drivers that minimize EMI and reduce reflectio caused by improperly terminated cables, allowing error-free data tramission up to 11kbps (see educed EMI and eflectio section). The MX0/MX0/MX0 offer higher driver output slew-rate limits, allowing tramit speeds up to 00kbps. The MX06/ MX07/MX0 s driver slew rates are not limited, making tramit speeds up to Mbps possible. The MX09 s slew rate is selectable between 11kbps, 00kbps, and Mbps by driving a selector pin with a three-state driver. The MX0/MX0/MX0 are half-duplex traceivers, while the MX00/MX01/MX0/ MX0/MX06/MX07 are full-duplex traceivers. The MX09 is selectable between half- and full-duplex communication by driving a selector pin high or low, respectively. ll of these parts operate from a single +V supply. rivers are output short-circuit current limited. Thermal shutdown circuitry protects drivers agait excessive power dissipation. When activated, the thermal shutdown circuitry places the driver outputs into a highimpedance state. eceiver Input Filtering The receivers of the MX00 MX0, and the MX09 when operating in 11kbps or 00kbps mode, incorporate input filtering in addition to input hysteresis. This filtering enhances noise immunity with differential signals that have very slow rise and fall times. eceiver propagation delay increases by 0% due to this filtering. V CC MX09 TOP VIEW H/F 1 1 V CC 1 XP MX09 1 SL 6 11 9 H/F TXP GN 7 TXP P/SO NOTE: SWITCH POSITIONS INCTE FO H/F = GN GN SL Figure. MX09 Pin Configuration and Functional iagram 1

V O Figure. river C Test Load Fail-Safe The MX00 family guarantees a logic-high receiver output when the receiver inputs are shorted or open, or when they are connected to a terminated tramission line with all drivers disabled. This is done by setting the receiver threshold between -0mV and -00mV. If the differential receiver input voltage (-) is greater than or equal to -0mV, is logic high. If - is less than or equal to -00mV, is logic low. In the case of a terminated bus with all tramitters disabled, the receiver s differential input voltage is pulled to 0V by the termination. With the receiver thresholds of the MX00 family, this results in a logic high with a 0mV minimum noise margin. Unlike previous fail-safe devices, the -0mV to -00mV threshold complies with the ±00mV EI/TI- standard. MX09 Programming The MX09 has several programmable operating modes. Tramitter rise and fall times are programmable between 00, 70, and, resulting in maximum data rates of 11kbps, 00kbps, and Mbps, respectively. To select the desired data rate, drive SL to one of three possible states by using a three-state driver, by connecting it to V CC or GN, or by leaving it unconnected. For 11kbps operation, set the three-state device in high-impedance mode or leave SL unconnected. For 00kbps operation, drive SL high or connect it to V CC. For Mbps operation, drive SL low or connect it to GN. SL can be changed during operation without interrupting data communicatio. Occasionally, twisted-pair lines are connected backward from normal orientation. The MX09 has two pi that invert the phase of the driver and the receiver to correct for this problem. For normal operation, drive V OC TEST POINT CEIVE OUTPUT C L 1pF Figure 6. eceiver Enable/isable Timing Test Load 1k TXP and XP low, connect them to ground, or leave them unconnected (internal pull-down). To invert the driver phase, drive TXP high or connect it to V CC. To invert the receiver phase, drive XP high or connect it to V CC. Note that the receiver threshold is positive when XP is high. The MX09 can operate in full- or half-duplex mode. rive the H/F pin low, leave it unconnected (internal pull-down), or connect it to GN for full-duplex operation, and drive it high for half-duplex operation. In fullduplex mode, the pin configuration of the driver and receiver is the same as that of a MX00 (Figure ). In half-duplex mode, the receiver inputs are switched to the driver outputs, connecting outputs and to inputs and, respectively. In half-duplex mode, the internal full-duplex receiver input resistors are still connected to pi 11 and 1. pplicatio Information 6 Traceivers on the us The standard S- receiver input impedance is 1kΩ (one-unit load), and the standard driver can drive up to unit loads. The MX00 family of traceivers have a 1/-unit-load receiver input impedance (96kΩ), allowing up to 6 traceivers to be connected in parallel on one communication line. ny combination of these devices and/or other S- traceivers with a total of unit loads or less can be connected to the line. educed EMI and eflectio The MX00 MX0, and MX09 with SL = V CC or unconnected, are slew-rate limited, minimizing EMI and reducing reflectio caused by improperly terminated cables. Figure 1 shows the driver output waveform and its Fourier analysis of a 0kHz signal tramitted by a MX06/MX07/MX0, and MX09 with SL = GN. High-frequency harmonic S1 S 1k V CC 1

V V I Figure 7. river Timing Test Circuit C L1 FF C L OUTPUT UN TEST C L 00Ω Figure. river Enable/isable Timing Test Load S1 S V CC V 0V 1.V t PLH t PHL 1.V 1/ V O V 0V 1.V 1.V V O, V OL t L(SHN), t L t L.V OUTPUT NOMLL LOW V OL +0.V V FF V O 0V -V O 1/ V O t % V FF = V () - V () 90% 90% t F t SKEW = t PLH - t PHL %, 0V OUTPUT NOMLL HIGH.V t H(SHN), t H t H V OH -0.V Figure 9. river Propagation elays Figure. river Enable and isable Times (except MX01/MX0/MX07) V OH V OL 1V -1V 1.V OUTPUT 1.V t PHL t PLH INPUT V 0V V CC 1.V 1.V t L(SHN), t L t L 1.V OUTPUT NOMLL LOW V OL + 0.V OUTPUT NOMLL HIGH 0V 1.V V OH - 0.V t H(SHN), t H t H Figure 11. eceiver Propagation elays Figure 1. eceiver Enable and isable Times (except MX01/MX0/MX07) 16

TE V I Figure 1. eceiver Propagation elay Test Circuit CEIVE OUTPUT 0d/div 0Hz 0kHz/div Figure 1. river Output Waveform and FFT Plot of MX06/MX07/MX0, and MX09 with SL = GN, Tramitting a 0kHz Signal MX00/09 FIG-1 1MHz MX00/09 FIG-1 MX00/09 FIG-16 0d/div 0d/div 0Hz 0kHz/div 1MHz 0Hz 0kHz/div 1MHz Figure 1. river Output Waveform and FFT Plot of MX0/MX0/MX0, and MX09 with SL = V CC, Tramitting a 0kHz Signal Figure 16. river Output Waveform and FFT Plot of MX00/MX01/MX0, and MX09 with SL = Unconnected, Tramitting a 0kHz Signal components with large amplitudes are evident. Figure 1 shows the same signal displayed for a MX0/ MX0/MX0, and MX09 with SL = VCC), tramitting under the same conditio. Figure 1 s high-frequency harmonic components are much lower in amplitude, compared with Figure 1 s, and the potential for EMI is significantly reduced. Figure 16 shows the same signal displayed for a MX00/ MX01/MX0, and MX09 with SL = unconnected, tramitting under the same conditio. Figure 16 s high-frequency harmonic components are even lower. In general, a tramitter s rise time relates directly to the length of an unterminated stub, which can be driven with only minor waveform reflectio. The following equation expresses this relatiohip coervatively: Length = t ISE / ( x 1./ft) where tise is the tramitter s rise time. For example, the MX00 s rise time is typically 10, which results in excellent waveforms with a stub length up to 90 feet. system can work well with longer unterminated stubs, even with severe reflectio, if the waveform settles out before the UT samples them. 17

MX00/MX01/MX0/ MX0/MX06/MX07/ MX09 (FULL UPLEX) 10Ω 10Ω T IN T OUT NOTE: N ON MX00/MX0/MX06/MX09 ONL. Figure 17. Line epeater for MX00/MX01/ MX0/MX0/MX06/MX07, and MX09 in Full-uplex Mode V - V µs/div MX00/09 FIG-1 V/div 1V/div V/div Figure 1. MX00/MX01/MX0, and MX09 with SL = Unconnected, System ifferential Voltage at 0kHz riving 000 feet of Cable Low-Power Shutdown Mode (except MX0/MX0/MX0) Low-power shutdown mode is initiated by bringing both high and low. In shutdown, the devices typically draw only 1n of supply current. and may be driven simultaneously; the parts are guaranteed not to enter shutdown if is high and is low for less than 0. If the inputs are in this state for at least 600, the parts are guaranteed to enter shutdown. Enable times t H and t L in the Switching Characteristics tables assume the part was not in a lowpower shutdown state. Enable times t H(SHN) and t L(SHN) assume the parts were shut down. It takes drivers and receivers longer to become enabled from low-power shutdown mode (t H(SHN), t H(SHN) ) than from driver/receiver-disable mode (t H, t L ). river Output Protection Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. The first, a foldback current limit on the output stage, provides immediate protection agait short circuits over the whole common-mode voltage range (see Typical Operating Characteristics). The second, a thermal shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature becomes excessive. Line Length vs. ata ate The S-/S- standard covers line lengths up to 000 feet. For line lengths greater than 000 feet, use the repeater application shown in Figure 17. Figures 1, 19, and 0 show the system differential voltage for the parts driving 000 feet of 6WG twistedpair wire at 1kHz into 10Ω loads. Typical pplicatio The MX0/MX0/MX0/MX09 traceivers are designed for bidirectional data communicatio on multipoint bus tramission lines. Figures 1 and show typical network applicatio circuits. These parts can also be used as line repeaters, with cable lengths longer than 000 feet, as shown in Figure 17. To minimize reflectio, the line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible. The slew-rate-limited MX0/MX0, and the two modes of the MX09, are more tolerant of imperfect termination. 1

V - V µs/div MX00/09 FIG-19 V/div 1V/div V/div Figure 19. MX0/MX0/MX0, and MX09 with SL = V CC, System ifferential Voltage at 0kHz riving 000 feet of Cable V - V 1µs/div MX00/09 FIG-0 V/div 1V/div V/div Figure 0. MX06/MX07/MX0, and MX09 with SL = GN, System ifferential Voltage at 00kHz riving 000 feet of Cable 10Ω 10Ω MX0 MX0 MX0 MX09 (HLF-UPLEX) Figure 1. Typical Half-uplex S- Network 19

10Ω 10Ω NOTE: N ON MX00/MX0/MX06/MX09 ONL. 10Ω 10Ω MX00 MX01 MX0 MX0 MX06 MX07 MX09 (FULL-UPLEX) Figure. Typical Full-uplex S- Network Ordering Information (continued) PT MX01CP MX01CS MX01EP MX01ES MX0CP MX0CS MX0EP MX0ES MX0CP MX0CS MX0EP MX0ES MX0CP MX0CS MX0EP MX0ES MX0CP MX0CS MX0EP MX0ES TEMP. NGE PIN-PCKGE Plastic P SO Plastic P SO Plastic P SO Plastic P SO 1 Plastic P 1 SO 1 Plastic P 1 SO Plastic P SO Plastic P SO Plastic P SO Plastic P SO PT TEMP. NGE PIN-PCKGE MX06CP 1 Plastic P MX06CS 1 SO MX06EP 1 Plastic P MX06ES 1 SO MX07CP Plastic P MX07CS SO MX07EP Plastic P MX07ES SO MX0CP Plastic P MX0CS SO MX0EP Plastic P MX0ES SO MX09CP 1 Plastic P MX09CS 1 SO MX09EP 1 Plastic P MX09ES 1 SO Maxim cannot assume respoibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licees are implied. Maxim reserves the right to change the circuitry and specificatio without notice at any time. 0 Maxim Integrated Products, 10 San Gabriel rive, Sunnyvale, C 906 0-77-7600 1997 Maxim Integrated Products Printed US is a registered trademark of Maxim Integrated Products.