Selection Table LOW- POWER SHUTDOWN RECEIVER/ DRIVER ENABLE

Similar documents
3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers

3.3V-Powered, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers

Fail-Safe, High-Speed (10Mbps), Slew-Rate-Limited RS-485/RS-422 Transceivers

MAX14784E/MAX14786E/ MAX14787E/MAX14789E. Full-Duplex, ±35kV ESD-Protected, RS-485 Transceivers for High-Speed Communication. General Description

MAX481/MAX483/MAX485/ MAX487 MAX491/MAX1487

COM COM GND MAX4644 OFF OFF

TOP VIEW V L GND I/O V L GND

Dual High-Speed 1.5A MOSFET Drivers

Precision, 8-Channel/Dual 4-Channel, High-Performance, CMOS Analog Multiplexers

Maxim Integrated Products 1

Precision, 16-Channel/Dual 8-Channel, High-Performance, CMOS Analog Multiplexers

Low-Cost, Micropower, Low-Dropout, High-Output-Current, SOT23 Voltage References

MAX4636EUB -40 C to +85 C 10 µmax 1 NO1 IN1 GND. 3 x 3 THIN QFN OFF ON ON OFF SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

MAX471/MAX472 PART TEMP. RANGE PIN-PACKAGE. MAX471EPA 0 C to +70 C

Monolithic CMOS Analog Multiplexers

1ppm/ C, Low-Noise, +2.5V/+4.096V/+5V Voltage References

35Ω, Low-Voltage, SPST/SPDT Analog Switches in UCSP Package

ILX485 Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers

LOW HIGH OFF ON. Maxim Integrated Products 1

Switched-Capacitor Voltage Doublers

Regulated 3.3V Charge Pump MAX679

MAX701 N.C. GND DIP/SO

MAX14753 V DD INA0 INA1 INA2 INA3 OUT INB0 INB1 INB2 INB3

Low-Voltage Analog Temperature Sensors in SC70 and SOT23 Packages

MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches

Period/Frequency Output

4-Pin µp Voltage Monitors with Pin-Selectable Power-On Reset Timeout Delay

TOP VIEW. Maxim Integrated Products 1

MAX TEMPCO (ppm/ C) INITIAL ERROR (mv)

Precision, Low-Power, Low-Dropout, SOT23-3 Voltage References

with Manual Reset and Watchdog Timer

DATASHEET ISL83080E/82E/83E/84E/85E/86E/88E. Features. Applications. ±15kV ESD, 5V, Full Fail-Safe, 1/8 Unit Load, RS-485/RS-422 Transceivers

MAX4638/MAX Ω, Single 8:1 and Dual 4:1, Low-Voltage Analog Multiplexers

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

PART. Maxim Integrated Products 1

12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS

High-Supply-Voltage, Precision Voltage Reference in SOT23 MAX6035

10Ω, Quad, SPST, CMOS Analog Switches

3-Pin Microprocessor Reset Circuits

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

Ultra-Low-Power Series Voltage Reference

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

μp Supervisory Circuits

Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers with Latchable Inputs

Pin Configurations/Functional Diagrams/Truth Tables IN V+ GND SOT23-6* MAX4544 ON OFF OFF ON SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

74ALVCH bit universal bus transceiver (3-State)

PART. Maxim Integrated Products 1

ON OFF PART. Pin Configurations/Functional Diagrams/Truth Tables 5 V+ LOGIC

3-Pin, Low-Power μp Reset Circuits MAX6800/MAX6801/ MAX6802. Benefits and Features. General Description. Typical Operating Circuit.

3-Pin Microprocessor Reset Circuits

Octal 3-State Noninverting Transparent Latch

Octal D-type transparent latch; 3-state

SC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference

8-Channel/Dual 4-Channel, Low-Leakage, CMOS Analog Multiplexers

Dual JK Flip-Flop IW4027B TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE. Rev. 00

N.C. OUT. Maxim Integrated Products 1

MC14060B. 14 Bit Binary Counter and Oscillator

Four-Channel Thermistor Temperature-to-Pulse- Width Converter

2Ω, Quad, SPST, CMOS Analog Switches

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

IN74HC164А 8-Bit Serial-Input/Parallel-Output Shift Register

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

Compact, Dual-Output Charge Pump

Low Voltage 2-1 Mux, Level Translator ADG3232

Hex inverting Schmitt trigger with 5 V tolerant input

Dual Ultra-Low-Voltage SOT23 µp Supervisors with Manual Reset and Watchdog Timer

Pin Configurations/Functional Diagrams/Truth Tables IN V+ GND SOT23-6* MAX4544 ON OFF OFF ON SWITCHES SHOWN FOR "0" INPUT. Maxim Integrated Products 1

Precision, Micropower, Low-Dropout, High- Output-Current, SO-8 Voltage References

Excellent Integrated System Limited

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

Precision, Quad, SPST Analog Switches

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1

PART TOP VIEW. Maxim Integrated Products 1

Low-Leakage, CMOS Analog Multiplexers

DS34C87T CMOS Quad TRI-STATE Differential Line Driver

MC14555B, MC14556B. Dual Binary to 1 of 4 Decoder/Demultiplexer

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

MAX6012/6021/6025/ 6030/6041/6045/6050. Precision, Low-Power, Low-Dropout, SOT23-3 Voltage References. General Description.

Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS

74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs

MC14521B. 24 Stage Frequency Divider

5 8 LED MAX6950/MAX6951 MAX6950/MAX6951 SPI TM QSPI TM MICROWIRE TM 7 LED LED 2.7V MAX LED MAX LED 16 (0-9 A-F) RAM 16 7 LED LED

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

DM74LS240 DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

The 74HC21 provide the 4-input AND function.

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS

74HC1G125; 74HCT1G125

MAX2232/MAX2233 PART MAX2232EEE MAX2233EEE. -40 C to +85 C 16 PQSOP 16 PQSOP. -40 C to +85 C TOP VIEW MAX2232 MAX2233 PQSOP

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

74LVC1G General description. 2. Features. Single D-type flip-flop with set and reset; positive edge trigger

The 74LVC1G02 provides the single 2-input NOR function.

NTE40160B, NTE40161B NTE40162B, NTE40163B Integrated Circuit CMOS, Synchronous Programmable 4 Bit Counters

Dual 4-Input Data Selector/Multiplexer High-Performance Silicon-Gate CMOS

BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA

Presettable Counters High-Performance Silicon-Gate CMOS

74HC164; 74HCT bit serial-in, parallel-out shift register

Hex 3-State Noninverting Buffer with Common Enables High-Performance Silicon-Gate CMOS

Transcription:

9-; ev 9; 9/9 General escription The MX48, MX483, MX48, MX487 MX49, and MX487 are low-power traceivers for S-48 and S- 4 communication. Each part contai one driver and one receiver. The MX483, MX487, MX488, and MX489 feature reduced slew-rate drivers that minimize EMI and reduce reflectio caused by improperly terminated cables, thus allowing error-free data tramission up to kbps. The driver slew rates of the MX48, MX48, MX49, MX49, and MX487 are not limited, allowing them to tramit up to.mbps. These traceivers draw between µ and µ of supply current when unloaded or fully loaded with disabled drivers. dditionally, the MX48, MX483, and MX487 have a low-current shutdown mode in which they coume only.µ. ll parts operate from a single supply. rivers are short-circuit current limited and are protected agait excessive power dissipation by thermal shutdown circuitry that places the driver outputs into a high-impedance state. The receiver input has a fail-safe feature that guarantees a logic-high output if the input is open circuit. The MX487 and MX487 feature quarter-unit-load receiver input impedance, allowing up to 8 MX487/ MX487 traceivers on the bus. Full-duplex communicatio are obtained using the MX488 MX49, while the MX48, MX483, MX48, MX487, and MX487 are designed for half-duplex applicatio. pplicatio Low-Power S-48 Traceivers Low-Power S-4 Traceivers Level Tralators Traceivers for EMI-Seitive pplicatio Industrial-Control Local rea Networks Next Generation evice Features For Fault-Tolerant pplicatio MX343: ±8 Fault-Protected, Fail-Safe, /4 Unit Load, +3.3, S-48 Traceiver MX344E MX3444E: ±k ES-Protected, ±6 Fault-Protected, Mbps, Fail-Safe, S-48/J78 Traceivers For Space-Cotrained pplicatio MX346 MX3464: +, Fail-Safe, Mbps, Profibus MX336: +3.3, High-Speed, S-48/S-4 Traceiver in a SOT3 Package MX38E MX384E: ±k ES-Protected, Mbps, +3 to +., SOT3, S-48/S-4, True Fail-Safe eceivers MX393/MX394/MX39: Mbps, +3.3, SOT3, S-48/S-4 Tramitters For Multiple Traceiver pplicatio MX33E MX333E: ±k ES-Protected, +3.3, Quad S-4 Tramitters For Fail-Safe pplicatio MX38 MX389: Fail-Safe, High-Speed (Mbps), Slew-ate-Limited S-48/S-4 Traceivers For Low-oltage pplicatio MX3483E/MX348E/MX3486E/MX3488E/ MX349E/MX349E: +3.3 Powered, ±k ES-Protected, Mbps, Slew-ate-Limited, True Selection Table PT NUME HLF/FULL UPLEX T TE (Mbps) SLEW-TE LIMITE LOW- POWE SHUTOWN Ordering Information appears at end of data sheet. CEIE/ IE ENLE QUIESCENT CUNT (μ) NUME OF CEIES ON US MX48 Half. No es es 3 3 8 MX483 Half. es es es 3 8 MX48 Half. No No es 3 3 8 MX487 Half. es es es 8 8 MX488 Full. es No No 3 8 MX489 Full. es No es 3 4 MX49 Full. No No No 3 3 8 MX49 Full. No No es 3 3 4 MX487 Half. No No es 3 8 8 PIN COUNT Maxim Integrated Products For pricing, delivery, and ordering information, please contact Maxim irect at -888-69-464, or visit Maxim s website at www.maxim-ic.com.

SOLUTE MXIMUM TINGS Supply oltage ( CC )... Control Input oltage (, )...-. to ( CC +.) river Input oltage ()...-. to ( CC +.) river Output oltage (, )...-8 to +. eceiver Input oltage (, )...-8 to +. eceiver Output oltage ()...-. to ( CC +.) Continuous Power issipation (T = +7 C) 8-Pin Plastic P (derate 9.9mW/ C above +7 C)...77mW 4-Pin Plastic P (derate.mw/ C above +7 C)..8mW 8-Pin SO (derate.88mw/ C above +7 C)...47mW C ELECTICL CHCTEISTICS ( CC = ±%, T = T MIN to T MX, unless otherwise noted.) (Notes, ) 4-Pin SO (derate 8.33mW/ C above +7 C)...667mW 8-Pin µmx (derate 4.mW/ C above +7 C)...83mW 8-Pin CEP (derate 8.mW/ C above +7 C)...64mW 4-Pin CEP (derate 9.9mW/ C above +7 C)...77mW Operating Temperature anges MX4 C /MX487C_... C to +7 C MX4 E /MX487E_...-4 C to +8 C MX4 MJ_/MX487MJ...- C to + C Storage Temperature ange...-6 C to +6 C Lead Temperature (soldering, sec)...+3 C Stresses beyond those listed under bsolute Maximum atings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated in the operational sectio of the specificatio is not implied. Exposure to absolute maximum rating conditio for extended periods may affect device reliability. PMETE SMOL ifferential river Output (no load) O ifferential river Output (with load) O Change in Magnitude of river ifferential Output oltage for Δ O Complementary Output States river Common-Mode Output oltage OC Change in Magnitude of river Common-Mode Output oltage Δ O for Complementary Output States Input High oltage IH Input Low oltage IL Input Current I IN Input Current (, ) eceiver ifferential Threshold oltage eceiver Input Hysteresis eceiver Output High oltage eceiver Output Low oltage Three-State (high impedance) Output Current at eceiver eceiver Input esistance I IN TH Δ TH OH OL I O IN = Ω (S-4) = 7Ω (S-48), Figure 4 = 7Ω or Ω, Figure 4 = 7Ω or Ω, Figure 4 = 7Ω or Ω, Figure 4,,,,,, = ; CC = or., all devices except MX487/MX487 MX487/MX487, =, CC = or. -7 CM CM = I O = -4m, I = m I O = 4m, I = -m.4 O.4 CONTIONS -7 CM, all devices except MX487/MX487 IN = IN = -7 IN = IN = -7-7 CM, MX487/MX487 MIN TP MX.. -.. 3. 48 7. 3..8 ±. -.8. -..4 ± UNITS µ m m m µ kω kω

C ELECTICL CHCTEISTICS (continued) ( CC = ±%, T = T MIN to T MX, unless otherwise noted.) (Notes, ) PMETE No-Load Supply Current (Note 3) Supply Current in Shutdown river Short-Circuit Current, O = High river Short-Circuit Current, O = Low eceiver Short-Circuit Current I OS I OS I OS MX483 3 6 MX483/MX487, = MX487 4 = or CC = MX48/483/487, =, = CC. -7 O (Note 4) -7 O (Note 4) O CC 3 3 7 9 SWITCHING CHCTEISTICS MX48/MX48, MX49/MX49, MX487 ( CC = ±%, T = T MIN to T MX, unless otherwise noted.) (Notes, ) PMETE river Input to Output river Output Skew to Output river ise or Fall Time river Enable to Output High river Enable to Output Low river isable Time from Low river isable Time from High eceiver Input to Output t PLH - t PHL ifferential eceiver Skew eceiver Enable to Output Low eceiver Enable to Output High eceiver isable Time from Low eceiver isable Time from High Maximum ata ate Time to Shutdown SMOL I CC I SHN CONTIONS MIN TP MX MX488/MX489,,, = or CC MX49/MX49,,, = or CC 3 MX48/MX48, = CC 9 = or CC = 3 MX487, = or CC = CC = 3 3 4 UNITS SMOL CONTIONS MIN TP MX UNITS t PLH Figures 6 and 8, FF = 4Ω, 3 6 t PHL C L = C L = pf 3 6 t SKEW Figures 6 and 8, FF = 4Ω, C L = C L = pf Figures 6 and 8, MX48, MX48, MX487 3 4 t, t F FF = 4Ω, MX49C/E, MX49C/E C L = C L = pf MX49M, MX49M 3 4 t H Figures 7 and 9, C L = pf, S closed 4 7 t L Figures 7 and 9, C L = pf, S closed 4 7 t L Figures 7 and 9, C L = pf, S closed 4 7 t H Figures 7 and 9, C L = pf, S closed 4 7 Figures 6 and, MX48, MX48, MX487 9 t PLH, t PHL FF = 4Ω, MX49C/E, MX49C/E 9 C L = C L = pf MX49M, MX49M 9 t SK Figures 6 and, FF = 4Ω, C L = C L = pf 3 t L Figures and, C L = pf, S closed t H Figures and, C L = pf, S closed t L Figures and, C L = pf, S closed t H Figures and, C L = pf, S closed f MX. Mbps t SHN MX48 (Note ) 6 µ µ m m m 3

SWITCHING CHCTEISTICS MX48/MX48, MX49/MX49, MX487 (continued) ( CC = ±%, T = T MIN to T MX, unless otherwise noted.) (Notes, ) PMETE river Enable from Shutdown to Output High (MX48) river Enable from Shutdown to Output Low (MX48) eceiver Enable from Shutdown to Output High (MX48) eceiver Enable from Shutdown to Output Low (MX48) SMOL t H(SHN) t L(SHN) t H(SHN) t L(SHN) CONTIONS Figures 7 and 9, C L = pf, S closed Figures 7 and 9, C L = pf, S closed Figures and, C L = pf, S closed, - = Figures and, C L = pf, S closed, - = SWITCHING CHCTEISTICS MX483, MX487/MX488/MX489 ( CC = ±%, T = T MIN to T MX, unless otherwise noted.) (Notes, ) PMETE river Input to Output river Output Skew to Output river ise or Fall Time river Enable to Output High river Enable to Output Low river isable Time from Low river isable Time from High eceiver Input to Output I t PLH - t PHL I ifferential eceiver Skew eceiver Enable to Output Low eceiver Enable to Output High eceiver isable Time from Low eceiver isable Time from High Maximum ata ate Time to Shutdown river Enable from Shutdown to Output High river Enable from Shutdown to Output Low eceiver Enable from Shutdown to Output High eceiver Enable from Shutdown to Output Low SMOL CONTIONS t PLH Figures 6 and 8, FF = 4Ω, t PHL C L = C L = pf t SKEW Figures 6 and 8, FF = 4Ω, C L = C L = pf t, t F t H t L t L t H t PLH t PHL t SK t L t H t L t H f MX t SHN t H(SHN) t L(SHN) t H(SHN) t L(SHN) Figures 6 and 8, FF = 4Ω, C L = C L = pf Figures 7 and 9, C L = pf, S closed Figures 7 and 9, C L = pf, S closed Figures 7 and 9, C L = pf, S closed Figures 7 and 9, C L = pf, S closed Figures 6 and, FF = 4Ω, C L = C L = pf Figures 6 and, FF = 4Ω, C L = C L = pf Figures and, C L = pf, S closed Figures and, C L = pf, S closed Figures and, C L = pf, S closed Figures and, C L = pf, S closed t PLH, t PHL < % of data period MX483/MX487 (Note ) MX483/MX487, Figures 7 and 9, C L = pf, S closed MX483/MX487, Figures 7 and 9, C L = pf, S closed MX483/MX487, Figures and, C L = pf, S closed MX483/MX487, Figures and, C L = pf, S closed MIN TP MX 4 4 3 3 MIN TP MX 8 8 8 3 3 3 3 6 UNITS UNITS kbps 4

NOTES FO ELECTICL/SWITCHING CHCTEISTICS Note : ll currents into device pi are positive; all currents out of device pi are negative. ll voltages are referenced to device ground unless otherwise specified. Note : ll typical specificatio are given for CC = and T = + C. Note 3: Supply current specification is valid for loaded tramitters when =. Note 4: pplies to peak current. See Typical Operating Characteristics. Note : The MX48/MX483/MX487 are put into shutdown by bringing high and low. If the inputs are in this state for less than, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 6, the parts are guaranteed to have entered shutdown. See Low-Power Shutdown Mode (MX48/MX483/MX487) section. Typical Operating Characteristics ( CC =, T = + C, unless otherwise noted.) OUTPUT CUNT (m) OUTPUT LOW OLTGE () 4 4 3 3.9.8.7.6..4.3.. OUTPUT CUNT vs. CEIE OUTPUT LOW OLTGE..... OUTPUT LOW OLTGE () CEIE OUTPUT LOW OLTGE vs. TEMPETU - - 7 TEMPETU ( C) I = 8m MX48- MX48-4 OUTPUT CUNT (m) OUTPUT CUNT (m) - -8-6 -4 - - -8-6 -4 - OUTPUT CUNT vs. CEIE OUTPUT HIGH OLTGE... 3. 3. 4. 4.. 9 8 7 6 4 3 OUTPUT HIGH OLTGE () IE OUTPUT CUNT vs. FFENTIL OUTPUT OLTGE..... 3. 3. 4. 4. FFENTIL OUTPUT OLTGE () MX48- MX48- OUTPUT HIGH OLTGE () FFENTIL OUTPUT OLTGE () 4.8 4.6 4.4 4. 4. 3.8 3.6 3.4 3. CEIE OUTPUT HIGH OLTGE vs. TEMPETU 3. - - 7.4.3....9.8.7.6 TEMPETU ( C) I = 8m MX48-3 IE FFENTIL OUTPUT OLTGE vs. TEMPETU. - - 7 TEMPETU ( C) = 4Ω MX48-6

Typical Operating Characteristics (continued) ( CC =, T = + C, unless otherwise noted.) OUTPUT CUNT (m) OUTPUT CUNT vs. IE OUTPUT LOW OLTGE 4-8 6 4 4 6 8 OUTPUT LOW OLTGE () SUPPL CUNT (μ) 6 4 3 MX48-7 OUTPUT CUNT (m) - -8-6 -4 - MX483/MX487 MX489 SUPPL CUNT vs. TEMPETU MX483; = CC, = X MX487; = CC, = X MX483/MX487; = =, MX488/MX489; = = X MX483/MX487; =, = CC - - 7 TEMPETU ( C) OUTPUT CUNT vs. IE OUTPUT HIGH OLTGE -7-6 - -4-3 - - 3 4 OUTPUT HIGH OLTGE () MX48- SUPPL CUNT (μ) 6 4 3 MX48-8 SUPPL CUNT (μ) 6 4 3 MX487 SUPPL CUNT vs. TEMPETU MX487; = CC, = X MX487; =, = X MX48/MX48/MX49/MX49 SUPPL CUNT vs. TEMPETU MX48/MX48; = CC, = X MX48; =, = X, MX48; = = MX49/MX49; = = X MX48; =, = CC - - 7 TEMPETU ( C) -6-4 - 4 6 8 4 TEMPETU ( C) MX48-3 MX48-6

Pin escription MX48/MX483/ MX48/MX487/ MX487 P/SO TOP IEW µmx CC 3 4 3 4 PIN P/SO P/SO MX48 MX483 MX48 MX487 MX487 μmx MX488/ MX49 µmx 4 3 3 4 4 6 3 7 4 6 6, 7 GN Ground 7 9 Noninverting river Output 6 8 Inverting river Output 6 8 Noninverting eceiver Input and Noninverting river Output 8 Noninverting eceiver Input 7 Inverting eceiver Input and Inverting river Output 7 Inverting eceiver Input 8 3 4 CC Positive Supply: 4.7 CC., 8, 3 N.C. No Connect not internally connected 8 7 6 8 7 6 CC GN GN MX489/ MX49 P/SO 3 4 NME NME 3 4 eceiver Output Enable. is enabled when is low; is high impedance when is high. river Output Enable. The driver outputs, and, are enabled by bringing high. They are high impedance when is low. If the driver outputs are enabled, the parts function as line drivers. While they are high impedance, they function as line receivers if is low. river Input. low on forces output low and output high. Similarly, a high on forces output high and output low. 8 CC 7 t 6 GN MX48 MX483 MX48 MX487 MX487 NOTE: PIN LELS N ON TIMING, TEST, N WEFOM GMS FE TO PINS N WHEN IS HIGH. TPICL OPETING CICUIT SHOWN WITH P/SO PCKGE. Figure. MX48/MX483/MX48/MX487/MX487 Pin Configuration and Typical Operating Circuit FUNCTION FUNCTION eceiver Output: If > by m, will be high; If < by m, will be low. t 7

TOP IEW CC GN CC 3 4 3 4 P/SO MX488 MX49 μmx pplicatio Information The MX48/MX483/MX48/MX487 MX49 and MX487 are low-power traceivers for S-48 and S- 4 communicatio. The MX48, MX48, MX49, MX49, and MX487 can tramit and receive at data rates up to.mbps, while the MX483, MX487, MX488, and MX489 are specified for data rates up to kbps. The MX488 MX49 are full-duplex traceivers while the MX48, MX483, MX48, MX487, and MX487 are half-duplex. In addition, river Enable () and eceiver Enable () pi are included on the MX48, MX483, MX48, MX487, MX489, MX49, and MX487. When disabled, the driver and receiver outputs are high impedance. 8 7 6 8 7 6 3 CC 4 GN Figure. MX488/MX49 Pin Configuration and Typical Operating Circuit TOP IEW N.C. GN GN 3 4 6 7 P/SO 4 3 9 8 GN, 8, 3 NC 6 8 7 t MX488 MX49 NOTE: TPICL OPETING CICUIT SHOWN WITH P/SO PCKGE. CC 4 3 6, 7 Figure 3. MX489/MX49 Pin Configuration and Typical Operating Circuit CC N.C. N.C. 4 GN 9 t MX489 MX49 MX487/MX487: 8 Traceivers on the us The 48kΩ, / 4 -unit-load receiver input impedance of the MX487 and MX487 allows up to 8 traceivers on a bus, compared to the -unit load (kω input impedance) of standard S-48 drivers (3 traceivers maximum). ny combination of MX487/ MX487 and other S-48 traceivers with a total of 3 unit loads or less can be put on the bus. The MX48/MX483/MX48 and MX488 MX49 have standard kω eceiver Input impedance. t t CC GN CC GN 8

Test Circuits O Figure 4. river C Test Load 3 I C L FF C L OC Figure 6. river/eceiver Timing Test Circuit TEST POINT CEIE OUTPUT C L pf kω Figure. eceiver Timing Test Load OUTPUT UN TEST C L Ω Figure 7. river Timing Test Load MX483/MX487/MX488/MX489: educed EMI and eflectio The MX483 and MX487 MX489 are slew-rate limited, minimizing EMI and reducing reflectio caused by improperly terminated cables. Figure shows the driver output waveform and its Fourier analysis of a khz signal tramitted by a MX48, MX48, MX49, MX49, or MX487. High-frequency harmonics with large amplitudes are evident. Figure 3 shows the same information displayed for a MX483, MX487, MX488, or MX489 tramitting under the same conditio. Figure 3 s high-frequency harmonics have much lower amplitudes, and the potential for EMI is significantly reduced. S S S S kω CC CC 9

Switching Waveforms FF 3 O - O O. / O t % t PLH t PHL. FF = () - () 9% 9% t F t SKEW = t PLH - t PHL Figure 8. river Propagation elays OH OL - I - I. t PHL INPUT OUTPUT Figure. eceiver Propagation elays t PLH. / O % 3, OL, 3 CC...3 OUTPUT NOMLL LOW.3 t L(SHN), t L t L OUTPUT NOMLL HIGH t H(SHN), t H.. t H. OUTPUT NOMLL LOW. t L(SHN), t L t L OUTPUT NOMLL HIGH t H(SHN), t H t H OL +. OH -. Figure 9. river Enable and isable Times (except MX488 and MX49) OL +. OH -. Figure. eceiver Enable and isable Times (except MX488 and MX49) Function Tables (MX48/MX483/MX48/MX487/MX487) Table. Tramitting INPUTS OUTPUTS X X X High-* High-* X = on t care High- = High impedance *Shutdown mode for MX48/MX483/MX487 X High- High- Table. eceiving INPUTS OUTPUT - > +. < -. Inputs open X = on t care High- = High impedance *Shutdown mode for MX48/MX483/MX487 X High-*

d/div Hz khz/div MHz Figure. river Output Waveform and FFT Plot of MX48/ MX48/MX49/MX49/MX487 Tramitting a khz Signal Low-Power Shutdown Mode (MX48/MX483/MX487) low-power shutdown mode is initiated by bringing both high and low. The devices will not shut down unless both the driver and receiver are disabled. In shutdown, the devices typically draw only.µ of supply current. and may be driven simultaneously; the parts are guaranteed not to enter shutdown if is high and is low for less than. If the inputs are in this state for at least 6, the parts are guaranteed to enter shutdown. For the MX48, MX483, and MX487, the th and tl enable times assume the part was not in the lowpower shutdown state (the MX48/MX488 MX49 and MX487 can not be shut down). The th(shn) and tl(shn) enable times assume the parts were shut down (see Electrical Characteristics). It takes the drivers and receivers longer to become enabled from the low-power shutdown state (th(shn), tl(shn)) than from the operating mode (th, tl). (The parts are in operating mode if the E, inputs equal a logical, or, or,.) d/div Hz khz/div MHz Figure 3. river Output Waveform and FFT Plot of MX483/ MX487 MX489 Tramitting a khz Signal river Output Protection Excessive output current and power dissipation caused by faults or by bus contention are prevented by two mechanisms. foldback current limit on the output stage provides immediate protection agait short circuits over the whole common-mode voltage range (see Typical Operating Characteristics). In addition, a thermal shutdown circuit forces the driver outputs into a high-impedance state if the die temperature rises excessively. Propagation elay Many digital encoding schemes depend on the difference between the driver and receiver propagation delay times. Typical propagation delays are shown in Figures 8 using Figure 4 s test circuit. The difference in receiver delay times, t PLH - t PHL, is typically under 3 for the MX48, MX48, MX49, MX49, and MX487 and is typically less than for the MX483 and MX487 MX489. The driver skew times are typically ( max) for the MX48, MX48, MX49, MX49, and MX487, and are typically (8 max) for the MX483 and MX487 MX489.

m/div /div /div pf TTL IN t, t F < 6 = 4Ω CC = T = + C Figure. MX48/MX48/MX49/MX49/MX487 eceiver t PHL m/div /div 4/div CC = T = + C Figure 7. MX483, MX487 MX489 eceiver t PHL pf Figure 4. eceiver Propagation elay Test Circuit m/div /div m/div /div CEIE OUT /div 4/div CC = T = + C Figure 6. MX48/MX48/MX49/MX49/MX487 eceiver t PLH CC = T = + C Figure 8. MX483, MX487 MX489 eceiver t PLH

Line Length vs. ata ate The S-48/S-4 standard covers line lengths up to 4 feet. For line lengths greater than 4 feet, see Figure 3. Figures 9 and show the system differential voltage for the parts driving 4 feet of 6WG twisted-pair wire at khz into Ω loads. Typical pplicatio The MX48, MX483, MX48, MX487 MX49, and MX487 traceivers are designed for bidirectional data communicatio on multipoint bus tramission lines. - μs/div - Figure 9. MX48/MX48/MX49/MX49/MX487 System ifferential oltage at khz riving 4ft of Cable MX48 MX483 MX48 MX487 MX487 Ω Figures and show typical network applicatio circuits. These parts can also be used as line repeaters, with cable lengths longer than 4 feet, as shown in Figure 3. To minimize reflectio, the line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible. The slew-rate-limited MX483 and MX487 MX489 are more tolerant of imperfect termination. - Figure. MX48/MX483/MX48/MX487/MX487 Typical Half-uplex S-48 Network Ω μs/div - Figure. MX483, MX487 MX489 System ifferential oltage at khz riving 4ft of Cable 3

Ω Ω Figure. MX488 MX49 Full-uplex S-48 Network NOTE: N ON MX489/MX49 ONL. Figure 3. Line epeater for MX488 MX49 Ω MX488 MX49 Ω NOTE: N ON MX489/MX49 ONL. T IN T OUT Ω Ω MX488 MX49 Isolated S-48 For isolated S-48 applicatio, see the MX3 and MX48 data sheets. 4

Ordering Information PT TEMP. NGE PIN-PCKGE MX48CP C to +7 C 8 Plastic P MX48CS C to +7 C 8 SO MX48CU C to +7 C 8 µmx MX48C/ C to +7 C ice* MX48EP -4 C to +8 C 8 Plastic P MX48ES -4 C to +8 C 8 SO MX48MJ - C to + C 8 CEP MX483CP C to +7 C 8 Plastic P MX483CS C to +7 C 8 SO MX483CU C to +7 C 8 µmx MX483C/ C to +7 C ice* MX483EP -4 C to +8 C 8 Plastic P MX483ES -4 C to +8 C 8 SO MX483MJ - C to + C 8 CEP MX48CP C to +7 C 8 Plastic P MX48CS C to +7 C 8 SO MX48CU C to +7 C 8 µmx MX48C/ C to +7 C ice* MX48EP -4 C to +8 C 8 Plastic P MX48ES -4 C to +8 C 8 SO MX48MJ - C to + C 8 CEP MX487CP C to +7 C 8 Plastic P MX487CS C to +7 C 8 SO MX487CU C to +7 C 8 µmx MX487C/ C to +7 C ice* MX487EP -4 C to +8 C 8 Plastic P MX487ES -4 C to +8 C 8 SO MX487MJ - C to + C 8 CEP MX488CP C to +7 C 8 Plastic P MX488CS C to +7 C 8 SO MX488CU C to +7 C 8 µmx MX488C/ C to +7 C ice* MX488EP -4 C to +8 C 8 Plastic P MX488ES -4 C to +8 C 8 SO MX488MJ - C to + C 8 CEP MX489CP C to +7 C 4 Plastic P MX489CS C to +7 C 4 SO MX489C/ C to +7 C ice* MX489EP -4 C to +8 C 4 Plastic P MX489ES -4 C to +8 C 4 SO MX489MJ - C to + C 4 CEP Ordering Information (continued) PT MX49CP MX49CS MX49CU MX49C/ MX49EP MX49ES MX49MJ MX49CP MX49CS MX49C/ MX49EP MX49ES MX49MJ MX487CP MX487CS MX487CU MX487C/ MX487EP MX487ES MX487MJ *Contact factory for dice specificatio. Chip Topographies MX48/MX483/MX48/MX487/MX487 TEMP. NGE C to +7 C C to +7 C C to +7 C C to +7 C -4 C to +8 C -4 C to +8 C - C to + C C to +7 C C to +7 C C to +7 C -4 C to +8 C -4 C to +8 C - C to + C C to +7 C C to +7 C C to +7 C C to +7 C -4 C to +8 C -4 C to +8 C - C to + C CC GN.8" (.3mm) PIN-PCKGE 8 Plastic P 8 SO 8 µmx ice* 8 Plastic P 8 SO 8 CEP 4 Plastic P 4 SO ice* 4 Plastic P 4 SO 4 CEP 8 Plastic P 8 SO 8 µmx ice* 8 Plastic P 8 SO 8 CEP N.C. N.C..4" (.37mm)

Chip Topographies (continued) N.C. N.C. MX488/MX49 CC GN.8" (.3mm).4" (.37mm) TNSISTO COUNT: 48 SUSTTE CONNECTE TO GN MX489/MX49 GN.8" (.3mm).4" (.37mm) Package Information For the latest package outline information and land patter, go to www.maxim-ic.com/packages. Note that a +, #, or - in the package code indicates ohs status only. Package drawings may show a different suffix character, but the drawing pertai to the package regardless of ohs status. PCKGE TPE PCKGE CO OCUMENT NO. 8 Plastic P P8- -43 8 SO S8- -4 8 µmx U8- -36 8 CEP J8- -4 4 Plastic P P4-3 -43 4 SO S4- -4 4 CEP J4-3 -4 CC 6

ISION NUME ISION TE SCIPTION evision History PGES CHNGE /93 Initial release. 9 9/9 Changed column name in Selection Table to Number of eceivers on us. MX48/MX483/MX48/MX487 MX49 Maxim cannot assume respoibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licees are implied. Maxim reserves the right to change the circuitry and specificatio without notice at any time. Maxim Integrated Products, San Gabriel rive, Sunnyvale, C 9486 48-737-76 7 9 Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.