p = {470.5 [1+(N i 2.23E17) ]}+44.9, in cm 2 /V-sec. 14. For electrons in silicon doped primarily with phosphorous, assume

Similar documents
Solution 11:00 AM, Wednesday February 10, 2010, 108 Nedderman Hall 80 minutes allowed (last four digits of your student #) ( if new)

ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

Semiconductor Physics Problems 2015

Semiconductor Physics fall 2012 problems

Electrical Characteristics of MOS Devices

Section 12: Intro to Devices

6.012 Electronic Devices and Circuits

an introduction to Semiconductor Devices

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 04 Review of MOSFET

EE 560 MOS TRANSISTOR THEORY

Section 12: Intro to Devices

Chapter 7. The pn Junction

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

Quiz #1 Practice Problem Set

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Lecture 12: MOS Capacitors, transistors. Context

6.012 Electronic Devices and Circuits

For the following statements, mark ( ) for true statement and (X) for wrong statement and correct it.

FIELD-EFFECT TRANSISTORS

Schottky Rectifiers Zheng Yang (ERF 3017,

6.012 Electronic Devices and Circuits

Session 6: Solid State Physics. Diode

Midterm I - Solutions

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on March 01, 2018 at 7:00 PM

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Student Number: CARLETON UNIVERSITY SELECTED FINAL EXAMINATION QUESTIONS

Choice of V t and Gate Doping Type

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

GATE SOLVED PAPER - EC

The Devices: MOS Transistors

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

Semiconductor Physics fall 2012 problems

MOS CAPACITOR AND MOSFET

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.

MOS Transistor I-V Characteristics and Parasitics

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

CHAPTER 4: P-N P N JUNCTION Part 2. M.N.A. Halif & S.N. Sabki

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

The Intrinsic Silicon

The Devices. Devices

Extensive reading materials on reserve, including

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Exam 1 ` March 22, 2018

Devices. chapter Introduction. 1.2 Silicon Conductivity

Semiconductor Junctions

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

The Devices. Jan M. Rabaey

Class 05: Device Physics II

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Junction Diodes. Tim Sumner, Imperial College, Rm: 1009, x /18/2006

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

EE5311- Digital IC Design

Lecture 3: CMOS Transistor Theory

Appendix 1: List of symbols

Sample Exam # 2 ECEN 3320 Fall 2013 Semiconductor Devices October 28, 2013 Due November 4, 2013

EECS130 Integrated Circuit Devices

Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is

ECE PN Junctions and Diodes

ESE 570 MOS TRANSISTOR THEORY Part 1. Kenneth R. Laker, University of Pennsylvania, updated 5Feb15

2. (2pts) What is the major difference between an epitaxial layer and a polysilicon layer?

PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS

Chapter 2 MOS Transistor theory

MOSFET: Introduction

ECE 305 Fall Final Exam (Exam 5) Wednesday, December 13, 2017

EE105 - Fall 2006 Microelectronic Devices and Circuits

ECE-305: Fall 2017 Metal Oxide Semiconductor Devices

Problem 9.20 Threshold bias for an n-channel MOSFET: In the text we used a criterion that the inversion of the MOSFET channel occurs when V s = ;2 F w

1. The MOS Transistor. Electrical Conduction in Solids

Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)

ECE 340 Lecture 39 : MOS Capacitor II

6.012 Electronic Devices and Circuits Spring 2005

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

1st Year-Computer Communication Engineering-RUC. 4- P-N Junction

Week 3, Lectures 6-8, Jan 29 Feb 2, 2001

Spring Semester 2012 Final Exam

University of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

PN Junction and MOS structure

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

Lecture 11: MOS Transistor

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

Make sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference

Electronic Devices & Circuits

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

ECE 342 Electronic Circuits. 3. MOS Transistors

PHYSICAL ELECTRONICS(ECE3540) CHAPTER 9 METAL SEMICONDUCTOR AND SEMICONDUCTOR HETERO-JUNCTIONS

EE105 - Fall 2005 Microelectronic Devices and Circuits

Device Models (PN Diode, MOSFET )

Transcription:

Final - EE 5340/001 (print last name) (print first name) SOLUTION Wednesday, December 15, 2010, 11:00 AM, 108 Nedderman Hall 2 hr 30 min allowed (last four digits of your student #) (e-mail if new) Instructions: 1. Do your own work. PLEASE DO NOT REMOVE THE STAPLE ON THIS EXAM. 2. You may use either a legal copy of the text OR reference text. You may NOT pass a book or note sheet to another student. You may NOT use class notes. Do not use previously solved problems. 3. Calculator allowed. You may NOT share a calculator with another student. 4. Use values given on this cover sheet. If a value is not given, explicitly state definitions and assumptions that you use. In all cases, the notation, men = m 10 n. 5. Where possible, calculate parameters rather than read them from a graph. 6. Do all work in the spaces provided on this exam paper. If you write on the back of a sheet, make the notation "PTO" in your solution in order to assure that material written on the back of the page is evaluated for a grade. AN EXTRA BLANK SHEET IS ATTACHED AT THE BACK OF THE EXAM. 7. Show all calculations, making numerical substitutions and giving numerical results where possible. 8. Write answers in space given. 9. Unless stated otherwise, T = 300K, V t = 25.843 mv (to agree with M&K k and q values) 10. Unless otherwise stated, the material is silicon (300K) with n i = 1.45E10 cm -3 N c = 2.8E19 cm -3 q Si = 4.05 ev E g,si = 1.124 ev. N v = 1.04E19 cm -3 11. For the work function of poly silicon, use n+ = si = 4.05 V p+ = Si + E g,si /q = 5.174 V. 12. For minority carrier (either electrons or holes) lifetime in silicon, see the figures on page 3. In the case of moderate compensation, the horizontal axis can be assumed to be the total impurity concentration, N i. 13. For holes in silicon doped primarily with boron, assume p = {470.5 [1+(N i 2.23E17) 0.719 ]}+44.9, in cm 2 /V-sec. 14. For electrons in silicon doped primarily with phosphorous, assume n = {1414 [1+(N i 9.2E16) 0.711 ]}+68.5, in cm 2 /V-sec. 15. For electrons in silicon doped primarily with arsenic, assume n = {1417 [1+(N i 9.68E16) 0.680 ]}+52.2, in cm 2 /V-sec. (In 13 through 15, N i = the total impurity concentration in n- or p-type material, compensated or not. and the graphs of these relationships are on page 2) 16. Metal gate work functions should be assumed to be M,Al = 4.1 V for aluminum, M,Pt = 5.3 V for platinum, M,Au = 4.75 V for gold 17. The electron affinity of SiO 2 is SiO2 = 0.95 V. 18. Planck constant h = 6.625E-34 J-s = 4.135E-15 ev-s, (1 ev = 1.602E-19 Joule). 19. free electron mass m o = 9.11E-28 g. 20. Boltzmann constant, k = 1.38E-23 J/K 21. Electron charge, q = 1.602E-19 Coulomb 22. Permittivity of free space, o = 8.854E-14 Fd/cm 23. Relative permittivity of silicon, r = 11.7 24. Relative permittivity of silicon dioxide, rox = 3.9 25. The breakdown voltage of an abrupt (step) junction (asymmetrical or one-sided) diode with doping on the lightly doped side of N B is V B = 60(Eg/1.1) 3/2 (10 16 /N B ) 3/4 V. The critical field for breakdown is modeled as E crit = (120V qn B /( r 0 )) 1/2 (Eg/1.1) 3/4 (10 16 /N B ) 3/8 26. Each part is worth [x] points, as given in the problem. 27. Turn your cell phone off. Page 1

28. Mobility vs. impurity concentration for Si. (From Muller and Kamins.) 29. Critical electric field vs. doping concentration for Si. (From Muller and Kamins.) Page 2

Regarding comment 12: Minority carrier lifetime relationships given in Law, Solley and Burk, Self- Consistent Model of Minority-Carrier Lifetime, Diffusion Length, and Mobility, IEEE ELECTRON DEVICE LETTERS, VOL. 12, NO. 8, AUGUST 1991 401. Page 3

1. A p-n junction has N d = 2E15 cm -3 on the n-type side (assume the charge neutral region width is 700 µm), and N a = 3E18 cm -3 on the p-side (assume the charge neutral region width is 0.3 µm). a. What is the built-in voltage, V bi, of this device at T = 300 K? Vt = 25.843 mv Nd = 2.00E+15 cm^-3 Na = 3.00E+18 cm^-3 Vbi = Vt*ln(Na*Nd/ni^2) = 801 mv a. [7] The built-in voltage V bi = Volts. b. What is the depletion region width at V a = -1.0 Volts and T = 300 K? Neff = Na*Nd/(Na+Nd) = 2.00E+15 cm^-3 ersi = 11.7 e0 = 8.85E-14 Fd/cm W = sqrt(2*ersi*e0*(vbi-va)/(q*neff)) W = 1.079 microns b. [7] The depletion region width = μm. c. What is the peak electric field in the depletion region at V a = -1.0 Volts and T = 300 K? Em = 2*(Vbi-Va)/W = 3.34E+04 V/cm c. [6] The peak electric field, E m = V/cm. Page 4

d. What is the minority carrier diffusion length on the n-side of the junction? Lm = sqrt(dm*taum), the minority carriers are holes, the impurity concentration is Nd = 2e15/cm^3 From the graphs given Dp(2e15) = 12.2 cm^2/sec TAUp(2e15) = 9.00E+03 n-sec = 9.00E-06 sec Lp = 105 microns d. [7] The minority carrier diffusion length on the n-side of the junction, L min = cm. e. What is the current density at V a = 775 mv and T = 300 K? State assumptions clearly. Assuming the hole current on the n-side is the major contribution to the current, Js,p = q*ni^2*dp/(nd*lp), since Lp < the charge neutral width. J = Js,p*(exp(Va/Vt)-1) Va = 0.775 V J = 2.07E-02 A/cm^2 e. [7] The current density at V a = 775 mv and T = 300 K, J s = Fd/cm 2. f. What is the diffusion conductance per unit area, g d, at V a = 775 mv? g'd = J/Vt = 8.02E-04 A/(V-cm^2) f. [6] The conductance per unit area, g d = A/(V-cm 2 ). Page 5

2. An ideal prototype BJT structure has is intentionally doped with N de = 2E18 cm -3, N ab = 5E16 cm -3, N dc = 1E15 cm -3. Assume the charge neutral base width is 0.6E-4 cm. The emitter area and collector areas are 200E-8 cm 2. Assume phosphorous parameters when electron minority carrier values are needed. a. Estimate the emitter efficiency for this BJT. You may assume that the emitter charge neutral region width is 0.35E-4 cm. Assuming "short" parameters for both regions: Db = Dn(NaB) = 23.3 cm^2/sec, NaB = 5.00E+16 cm^-3, & TAUn = 6E3 nsec, Ln = 118 microns De = Dp(NdE) = 3.2 cm^2/sec, NdE = 2.00E+18 cm^-3, & TAUp = 330 nsec, Lp = 10 microns GAMMA ~ 1 - nb*de*xb/(ne*db*xe), Ln >> CNRbase and Lp >> CNRemitter GAMMA = 0.994114 a. [7] =. b. Calculate the base transport factor for this device. TAUb will be the minority electron lifetime for 5E16 doped material TAUB = 2.00E+04 n-sec = 2.00E-05 sec Lb = sqrt(db*taub) = 2.16E-02 cm ALPHA = 1 - (xb/lb)^2/2 = 0.9999961 b. [7] T =. c. Calculate the IS parameter for this device. IS = q*ni^2*a*db/(nb*xb) xb = 0.6 micron = 0.00006 cm A = 2.00E-06 cm^2 IS = 5.23E-16 A c. [6] IS = A. Page 6

3. A nmos capacitor structure is to be made on N a = 8E14 cm -3 silicon material. The gate is n+ poly silicon and the gate oxide is 260 nm thick. a. What is the ms value for this structure? EgSi = 1.124 ev CHIsi = 4.05 ev Nv = 1.04E+19 cm^-3 PHIgate = PHIm = CHIsi = 4.05 ev PHIsi = CHIsi + EgSi - k*t*ln(nv/ni) = 4.929 ev PHIms = PHIm - PHIs = -0.879 ev Answer a. [7] ms =. b. Calculate the oxide capacitance per unit area. C' = erox*e0/xox xox = 2.60E-05 cm C' = 1.33E-08 Fd/cm^2 Answer b. [7] C' Ox =. c. There is an interface charge density of q*1e11cm -2 at the Oxide/silicon interface. Calculate the flat band voltage for this structure. VFB = PHIms - Q'ss/C'ox VFB = 0.327 V Answer c. [6] V FB =. Page 7

d. Calculate the capacitance per unit area at the deep accumulation condition. C'(deep accumulation) = C'ox C'(deep accumulation) = 1.33E-08 Fd/cm^2 Answer d. [6] C' accum =. e. Calculate the capacitance per unit area at the onset of strong inversion (threshold). Na = 8.00E+14 cm^-3 PHIp = Vt*ln(ni/Nd) = -282 mv xdmax = sqrt(2*e0*ersi*2* PHIp /(q*na)) = 0.955 micron At OSI, the C' = (1/C'ox + xdmax/(e0*ersi))^-1 = 5.97E-09 Fd/cm^2 Answer e. [7] C' OSI =. f. Calculate the threshold voltage for this structure. VT = VFB + 2* PHIp - (-q*na*xdmax/c'ox) = 1.813 V Answer f. [7] V T =. Page 8