PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

Similar documents
PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

N-channel TrenchMOS logic level FET

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

PHP110NQ08T. N-channel TrenchMOS standard level FET

PHB108NQ03LT. N-channel TrenchMOS logic level FET

BUK B. N-channel TrenchMOS standard level FET

N-channel TrenchMOS standard level FET

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

BUK B. N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET

BUK A. N-channel TrenchMOS standard level FET

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

60 V, 0.3 A N-channel Trench MOSFET

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK A. N-channel TrenchMOS logic level FET

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

BUK A. Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

PSMN4R0-40YS. N-channel LFPAK 40 V 4.2 mω standard level MOSFET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

PSMN017-60YS. N-channel LFPAK 60 V 15.7 mω standard level MOSFET

PSMN YS. N-channel LFPAK 100 V 39.5 mω standard level MOSFET

PSMN012-60YS. N-channel LFPAK 60 V, 11.1 mω standard level MOSFET

PSMN015-60PS. N-channel 60 V 14.8 mω standard level MOSFET. High efficiency due to low switching and conduction losses

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

PSMN7R0-60YS. N-channel LFPAK 60 V 6.4 mω standard level MOSFET

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

20 / 20 V, 800 / 550 ma N/P-channel Trench MOSFET

PSMN D. N-channel TrenchMOS SiliconMAX standard level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

PSMN5R5-60YS. N-channel LFPAK 60 V, 5.2 mω standard level FET

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

12 V, 24 V and 42 V loads Automotive systems General purpose power switching Motors, lamps and solenoids

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

PSMN YS. N-channel 100V 12mΩ standard level MOSFET in LFPAK

N-channel TrenchMOS logic level FET

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

TrenchMOS ultra low level FET

BUK A. N-channel TrenchMOS logic level FET

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

BUK6C2R1-55C. N-channel TrenchMOS intermediate level FET

20 V, complementary Trench MOSFET. Charging switch for portable devices DC-to-DC converters Small brushless DC motor drive

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

BUK A. 12 V, 24 V and 42 V loads Automotive and general purpose power switching Motors, lamps and solenoids

Dual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package.

PSMN4R0-60YS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN BS. High efficiency due to low switching and conduction losses

PSMN YL. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

PSMN002-25P; PSMN002-25B

PSMN PS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

BUK9Y107-80E. 12 V, 24 V and 48 V Automotive systems Motors, lamps and solenoid control Transmission control Ultra high performance power switching

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

PHM21NQ15T. TrenchMOS standard level FET

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

65 V, 100 ma NPN/PNP general-purpose transistor. Table 1. Product overview Type number Package NPN/NPN PNP/PNP Nexperia JEITA

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

PSMN YSE. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

PSMN1R1-30PL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Silicon N-channel dual gate MOS-FET IMPORTANT NOTICE. use

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PSMNR90-30BL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

150 V, 2 A NPN high-voltage low V CEsat (BISS) transistor

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

PHP7NQ60E; PHX7NQ60E

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Transcription:

Rev. 7 November 29 Product data sheet. Product profile. General description SiliconMAX ultra low level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only..2 Features and benefits Low conduction losses due to low on-state resistance Suitable for very low gate drive sources.3 Applications Computer motherboards DC-to-DC convertors Switched-mode power supplies.4 Quick reference data Table. Quick reference Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 5 C - - 2 V I D drain current T sp =25 C; V GS =4.5V; - - 32 A see Figure and 3 P tot total power dissipation T sp =25 C; see Figure 2 - - 8.3 W Dynamic characteristics Q GD gate-drain charge V GS = 2.5 V; I D =3A; V DS =V; T j =25 C; see Figure - 3.2 - nc Static characteristics R DSon drain-source V GS = 2.5 V; I D =5A; - 4.8 5.7 mω on-state resistance T j =25 C; see Figure 9 and V GS =.8 V; I D =5A; - 5.7 8.2 mω T j = 25 C; see Figure V GS = 4.5 V; I D =5A; T j =25 C; see Figure 9 and - 4.2 5 mω

2. Pinning information Table 2. Pinning information Pin Symbol Description Simplified outline Graphic symbol S source 2 S source 8 5 D 3 S source 4 G gate G 5 D drain 4 mbb76 S 6 D drain SOT96- (SO8) 7 D drain 8 D drain 3. Ordering information Table 3. Ordering information Type number Package Name Description Version SO8 plastic small outline package; 8 leads; body width 3.9 mm SOT96-4. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 634). Symbol Parameter Conditions Min Max Unit V DS drain-source voltage T j 25 C; T j 5 C - 2 V V GS gate-source voltage - V I D drain current T sp =25 C; V GS = 4.5 V; see Figure and 3-32 A I DM peak drain current T sp =25 C; t p µs; pulsed; see Figure 3-6 A P tot total power dissipation T sp =25 C; see Figure 2-8.3 W T stg storage temperature - 5 C T j junction temperature -55 5 C Source-drain diode I S source current T sp =25 C - 7.5 A I SM peak source current T sp =25 C; t p µs; pulsed - 3 A _ Product data sheet Rev. 7 November 29 2 of 2

2 3aa25 2 3aa7 I der (%) P der (%) 8 8 4 4 5 5 2 T sp ( C) 5 5 2 T sp ( C) Fig. Normalized continuous drain current as a function of solder point temperature Fig 2. Normalized total power dissipation as a function of solder point temperature 2 3ai63 I D (A) Limit R DSon = V DS /I D t p = µs ms ms DC ms 2 V DS (V) Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage _ Product data sheet Rev. 7 November 29 3 of 2

5. Thermal characteristics Table 5. Thermal characteristics Symbol Parameter Conditions Min Typ Max Unit R th(j-sp) thermal resistance from mounted on a metal clad board; - - 5 K/W junction to solder point see Figure 4 2 3ai62 Z th(j-sp) (K/W) δ =.5.2..5 P t p δ = T.2 single pulse t p t T 4 3 2 2 t p (s) Fig 4. Transient thermal impedance from junction to solder point as a function of pulse duration _ Product data sheet Rev. 7 November 29 4 of 2

6. Characteristics Table 6. Characteristics Symbol Parameter Conditions Min Typ Max Unit Static characteristics V (BR)DSS drain-source I D =25µA; V GS =V; T j =25 C 2 - - V breakdown voltage V GS(th) gate-source threshold I D =ma; V DS = V GS ; T j = 5 C; see Figure 8.5 - - V voltage I D =ma; V DS = V GS ; T j =25 C; see Figure 8.4.7 - V I DSS drain leakage current V DS =2V; V GS =V; T j = 5 C - -.5 µa V DS =2V; V GS =V; T j = 25 C -.5 µa I GSS gate leakage current V GS =8V; V DS =V; T j = 25 C - na V GS =-8V; V DS =V; T j = 25 C - na R DSon drain-source on-state V GS =2.5V; I D =5A; T j = 25 C; see Figure 9-4.8 5.7 mω resistance and V GS =.8V; I D =5A; T j = 25 C; see Figure - 5.7 8.2 mω V GS =4.5V; I D =5A; T j = 25 C; see Figure 9 and - 4.2 5 mω Dynamic characteristics Q G(tot) total gate charge I D =3A; V DS =V; V GS =25V; T j =25 C; - 32 - nc see Figure Q GS gate-source charge I D =3A; V DS =V; V GS =2.5V; T j =25 C; - - nc Q GD gate-drain charge see Figure - 3.2 - nc C iss input capacitance V DS =2V; V GS = V; f = MHz; T j =25 C; - 435 - pf C oss output capacitance see Figure 2-825 - pf C rss reverse transfer - 55 - pf capacitance t d(on) turn-on delay time V DS =V; R L =Ω; V GS =4.5V; - 65 - ns t r rise time R G(ext) =6Ω; T j =25 C - 32 - ns t d(off) turn-off delay time - 9 - ns t f fall time - 9 - ns g fs forward transconductance V DS =5V; I D =A - 25 - S Source-drain diode V SD source-drain voltage I S =3A; V GS =V; T j = 25 C; see Figure 3 -.75.3 V t rr reverse recovery time I S =A; di S /dt = -7 A/µs; V GS =V; - 47 - ns Q r recovered charge V DS =25V; T j =25 C - 7 - nc _ Product data sheet Rev. 7 November 29 5 of 2

3 I D (A) 4.5 V 2.5 V 2 V 3ai64.5 V 3 I D (A) V DS > I D x R DSon 3ai66 2 2.3 V. V T j = 5 C 25 C V GS = V.5..5.2 V DS (V).4.8.2.6 V GS (V) Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values 3ai7 3ai7 I D (A) 2 V GS(th) (V).8 typ 3 min typ.6 4.4 min 5.2 6.2.4.6.8 V GS (V) 8 8 6 T j ( C) Fig 7. Sub-threshold drain current as a function of gate-source voltage Fig 8. Gate-source threshold voltage as a function of junction temperature _ Product data sheet Rev. 7 November 29 6 of 2

3ai65 2 3af8 R DSon (mw) 8 T j = 25 C a.5 6 V GS =.5 V 4 2 V 2.5 V 4.5 V 2.5 2 3 I D (A) -6 6 2 8 T j ( C) Fig 9. Drain-source on-state resistance as a function of drain current; typical values Fig. Normalized drain-source on-state resistance factor as a function of junction temperature 5 3ai69 4 3ai68 V GS (V) 4 V DD = V I D = 3 A T j = 25 C C (pf) C iss 3 2 3 C oss C rss 2 4 6 8 Q G (nc) 2 2 V DS (V) Fig. Gate-source voltage as a function of gate charge; typical values Fig 2. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values _ Product data sheet Rev. 7 November 29 7 of 2

3 I S (A) V GS = V 3ai67 2 T j = 5 C 25 C.2.4.6.8 V SD (V) Fig 3. Source current as a function of source-drain voltage; typical values _ Product data sheet Rev. 7 November 29 8 of 2

7. Package outline SO8: plastic small outline package; 8 leads; body width 3.9 mm SOT96- D E A X c y H E v M A Z 8 5 Q A 2 A (A ) 3 A pin index θ L p 4 L e b p w M detail X 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max..25.75..69..4 A A 2 A 3 b p c D () E (2) e H () E L L p Q v w y Z.45.25.57.49.25..49.36.9.4.25.9..75 5. 4.8.2.9 4. 3.8.6.5.27 6.2 5.8.244.228 Notes. Plastic or metal protrusions of.5 mm (.6 inch) maximum per side are not included. 2. Plastic or metal protrusions of.25 mm (. inch) maximum per side are not included..5.5..4.39.6.7.6.28.24.25.25..4...4 θ.7.3 o 8 o.28.2 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT96-76E3 MS-2 99-2-27 3-2-8 Fig 4. Package outline SOT96- (SO8) _ Product data sheet Rev. 7 November 29 9 of 2

8. Revision history Table 7. Revision history Document ID Release date Data sheet status Change notice Supersedes _ 297 Product data sheet - - _ Product data sheet Rev. 7 November 29 of 2

9. Legal information 9. Data sheet status Document status [][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [] Please consult the most recently issued document before initiating or completing a design. [2] The term 'short data sheet' is explained in section "Definitions". [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 9.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. 9.3 Disclaimers General Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Quick reference data The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 634) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Nexperia. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. 9.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com _ Product data sheet Rev. 7 November 29 of 2

. Contents Product profile............................ General description.......................2 Features and benefits......................3 Applications.............................4 Quick reference data..................... 2 Pinning information.......................2 3 Ordering information......................2 4 Limiting values...........................2 5 Thermal characteristics...................4 6 Characteristics...........................5 7 Package outline..........................9 8 Revision history......................... 9 Legal information........................ 9. Data sheet status....................... 9.2 Definitions............................. 9.3 Disclaimers............................ 9.4 Trademarks............................ Contact information...................... For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 7 November 29