EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

Similar documents
CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices

Circuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

High Speed Communication Circuits and Systems Lecture 4 Generalized Reflection Coefficient, Smith Chart, Integrated Passive Components

Lecture 040 Integrated Circuit Technology - II (5/11/03) Page ECE Frequency Synthesizers P.E. Allen

Introduction and Background

EE382M-14 CMOS Analog Integrated Circuit Design

Characteristics of Passive IC Devices

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

LAYOUT TECHNIQUES. Dr. Ivan Grech

EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes

Fundamentals of ANALOG TO DIGITAL CONVERTERS: Part I.3. Technology

ECEN 474/704 Lab 2: Layout Design

MOSFET: Introduction

EE105 - Fall 2006 Microelectronic Devices and Circuits

ECE 497 JS Lecture - 12 Device Technologies

Microelectronics Part 1: Main CMOS circuits design rules

Electronic Circuits Summary

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

EE 435. Lecture 37. Parasitic Capacitances in MOS Devices. String DAC Parasitic Capacitances

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

VLSI Design and Simulation

Lecture 4: CMOS Transistor Theory

EE105 - Fall 2005 Microelectronic Devices and Circuits

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

MOS Transistor Properties Review

EECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i-

Lecture 3: CMOS Transistor Theory

Lecture 020 Review of CMOS Technology (09/01/03) Page 020-1

Integrated Circuits & Systems

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

ECE 342 Electronic Circuits. 3. MOS Transistors

Advantages of Using CMOS

Lecture 11: MOS Transistor

Chapter 4 Field-Effect Transistors

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

Digital Integrated Circuits (83-313) Lecture 5: Interconnect. Semester B, Lecturer: Adam Teman TAs: Itamar Levi, Robert Giterman 1

Lecture 12: MOSFET Devices

Practice 3: Semiconductors

Chapter 13 Small-Signal Modeling and Linear Amplification

ECE-305: Fall 2017 MOS Capacitors and Transistors

CMPEN 411 VLSI Digital Circuits Spring 2012

MOS Transistor Theory

The Devices: MOS Transistors

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

6.012 Electronic Devices and Circuits Spring 2005

Preamplifier in 0.5µm CMOS

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

RFIC2017 MO2B-2. A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

EE 4345 Chapter 6. Derek Johnson Michael Hasni Rex Reeves Michael Custer

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

2. (2pts) What is the major difference between an epitaxial layer and a polysilicon layer?

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016

Device Models (PN Diode, MOSFET )

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

Lecture 9: Interconnect

Capacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

Lecture 12 CMOS Delay & Transient Response

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

EEE598D: Analog Filter & Signal Processing Circuits

2. (2pts) What is the major reason that contacts from metal to poly are not allowed on top of the gate of a transistor?

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

ENEE 359a Digital VLSI Design

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

EE 330 Lecture 17. MOSFET Modeling CMOS Process Flow

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

Device Models (PN Diode, MOSFET )

MOS Transistor I-V Characteristics and Parasitics

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

At point G V = = = = = = RB B B. IN RB f

Class 05: Device Physics II

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

Circle the one best answer for each question. Five points per question.

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

MOS Transistor Theory

ECE 546 Lecture 10 MOS Transistors

CS 152 Computer Architecture and Engineering

Lecture 37: Frequency response. Context

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

EE 434 Lecture 13. Basic Semiconductor Processes Devices in Semiconductor Processes

Transcription:

EECS240 Spring 2013 Lecture 2: CMOS Technology and Passive Devices Lingkai Kong EECS Today s Lecture EE240 CMOS Technology Passive devices Motivation Resistors Capacitors (Inductors) Next time: MOS transistor modeling 2 1

EE240 Process 45nm 1P9M CMOS Minimum channel length: 50nm 1 level of polysilicon 9 levels of metal (Cu) 1V supply Models for this process not real Other processes you might see Shorter channel length (28nm / 1V, 20nm / 1V) Bipolar, SiGe HBT SOI FinFET 3 Process Options Available for many processes Add features to baseline process E.g. Silicide block option High voltage devices (2.5V & 3.3V, >10V) Low V TH devices Capacitor option (2 level poly, MIM) 4 2

CMOS Cross Section Metal Poly p - substrate n - well p + diffusion n + diffusion 5 Dimensions 1.4nm ³ 90nm 50nm 0.6m m 700m m Drawing is not to scale!" 6 3

CMOS Process Overview 7 Why Talk About Passives? 8 4

Resistors What are the Options in CMOS? Metal p- substrate p+ diffusion Poly n- well n+ diffusion 10 5

Resistors: Options Poly resistors Diffusion resistors N-Well resistors Metal resistors Transistor as resistors 11 N-Well Resistor 12 6

N-Well Resistor? How much does N-well resistor vary? 13 Silicide Block Option Non-silicided layers have significantly larger sheet resistance Type Silicided Non-Silicided N+ Poly ~5Ω ~100Ω P+ Poly ~5Ω ~180Ω N+ Diffusion ~5Ω ~50Ω P+ Diffusion ~5Ω ~100Ω 14 7

Poly Resistor 15 Diffusion Resistor p - substrate p + diffusion n - well n + diffusion V 1 V 2 V B Applied voltage modulates depletion width (cross-section of conductive channel) Well acts as a shield R V1 V2 R = I Ro + T o V1 + V ( T 25 ) + V ( V V ) + B V 2 1 C C 1 2 C 2 16 B 8

Temperature and Voltage Coefficient Layer R/ [Ω/ ] T C [ppm/ o C] @ T = 25 o C N+ poly P+ poly N+ diffusion P+ diffusion N-well 100 180 50 100 1000-800 200 1500 1600-1500 V C [ppm/v] 50 50 500 500 20,000 B C [ppm/v] 50 50-500 -500 30,000 17 Compensation 18 9

Resistors: Specs Resistivity sheet resistance Linearity (Voltage Dependency) Temperature Coefficient Parasitic Variability and Matching Stress Electromigration (EM) 19 Systematic Variations from Layout Example: R 2R? Use unit element instead: 2R R 20 10

Better Unit Element 21 Common Centroid and Dummies Example: R1 : R2 = 1 : 2" Dummy à " gradient" 0.5 * R2 + ΔR" R1" 0.5 * R2 - ΔR" Dummy à " 22 11

Resistor Layout (cont.) Serpentine layout for large values:" Better layout (mitigates offset due to thermoelectric effects):" See Hastings, The art of analog layout, Prentice Hall, 2001." 23 MOSFETs as Resistors Triode region ( square law ): DS I D = µ Cox VGS VTH V DS for VGS VTH > Small signal resistance: 1 I = R V R µ C Voltage coefficient: V C D W L DS ox = µ C 1 W L 1 R = R V ( V V ) GS ox DS W L = V V 2 ( V V V ) TH GS GS TH 1 V TH for V DS V DS GS V TH >> V DS V DS 24 12

MOS Resistors Example: R = 1 MΩ V C VDS = 0V 1 R W µ Cox L 1 = µ C R V W L 1 V 1 = = 0.5V 2V ( V V ) ( V ) 1 = = µa 100 1MΩ 2V 2 V = V GS ox TH GS GS 1 TH TH 1 200 Large R-values realizable in small area Very large voltage coefficient Applications: MOSFET-C filters: (linearization) Ref: Tsividis et al, Continuous-Time MOSFET-C Filters in VLSI, JSSC, pp. 15-30, Feb. 1986. Biasing: (>1GΩ) Ref: Geen et al, Single-Chip Surface-Micromachined Integrated Gyroscope with 50 o / hour Root Allen Variance, ISSCC, pp. 426-7, Feb. 2002. 25 Resistor Summary No or limited support in standard CMOS Costly: large area (compared to FETs) Nonidealities: Large run-to-run variations Temperature coefficient Voltage coefficients (nonlinear) Avoid them when you can Especially in critical areas, e.g. Amplifier feedback networks Electronic filters A/D converters We will get back to this point 26 13

Capacitors Capacitors Simplest capacitor: substrate" What s the problem with this? 28 14

Capacitors Improved capacitor: substrate" Is this only 1 capacitor? 29 Capacitor Options 30 15

Capacitor Options Type C [af/µm 2 ] V C [ppm/v] T C [ppm/ o C] Gate 10,000 Huge Big Poly-poly (option) 1000 10 25 Metal-metal 50 20 30 Metal-substrate 30 Metal-poly 50 Poly-substrate 120 Junction caps ~ 1000 Big Big 31 MOS Capacitor High non-linearity, temperature coefficient But, still useful in many applications, e.g.: (Miller) compensation capacitor Bypass capacitor (supply, bias) 32 16

Capacitor Layout Unit elements" Shields:" Etching" Fringing fields" Common-centroid " Wiring and interconnect parasitics" Ref.: Y. Tsividis, Mixed Analog-Digital VLSI Design and Technology, McGraw-Hill, 1996." 33 MIM Capacitors Some processes have MIM cap as add-on option Separation between metals is much thinner Higher density Used to be fairly popular But not as popular now that have many metal layers anyways 34 17

Capacitor Geometries Horizontal parallel plate Vertical parallel plate Combinations Ref: R. Aparicio and A. Hajimiri, Capacity Limits and Matching Properties of Integrated Capacitors, JSSC March 2002, pp. 384-393. 35 MOM Capacitors Metal-Oxide-Metal capacitor. Free with modern CMOS. Use lateral flux (~L min ) and multiple metal layers to realize high capacitance values 36 18

MOM Capacitor Cross Section Use a wall of metal and vias to realize high density More layers higher density May want to chop off lower layers to reduce C bot Reasonably good matching and accuracy 37 Distributed Effects Can model IC resistors as distributed RC circuits. Could use transmission line analysis to find equivalent 2-port parameters. Inductance negligible for small IC structures up to ~10GHz. 38 19

Effective Resistance High frequency resistance depends on W, e.g.: W=1µ 10kΩ resistor works fine at 1GHz W=5µ 10kΩ resistor drops to 5kΩ at 1 GHz May need distributed model for accurate freq response 39 Capacitor Q Current density drops as you go farther from contact edge 40 20

Double Contact Strucutre If contact on both edges, R drops 4X Can be a good idea even if not hitting distributed effects 41 Inductors 21

Passives: Inductors 43 What About Inductors? Mostly not used in analog/mixed-signal design Usually too big More of a pain to model than R s and C s But they do occasionally get used Example inductor app.: shunt peaking Can boost bandwidth by up to 85%! Q not that important (L in series with R) But frequency response may not be flat 44 22

Spiral Inductors Used widely in RF circuits for small L (~1-10nH). Use top metal for Q and high self resonance frequencies. Very good matching and accuracy if you model them right 45 23