EE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Class Material. Flash Memory. Read-Only Memory Cells MOS OR ROM

Similar documents
Lecture 25. Semiconductor Memories. Issues in Memory

GMU, ECE 680 Physical VLSI Design 1

Digital Integrated Circuits A Design Perspective

EE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141

Semiconductor Memories

SEMICONDUCTOR MEMORIES

Semiconductor Memories

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Magnetic core memory (1951) cm 2 ( bit)

Semiconductor Memory Classification

Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today

Memory Trend. Memory Architectures The Memory Core Periphery

Semiconductor Memories

Semiconductor memories

EE241 - Spring 2000 Advanced Digital Integrated Circuits. References

Semiconductor Memories

Administrative Stuff

Semiconductor Memories

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ECE520 VLSI Design. Lecture 23: SRAM & DRAM Memories. Payman Zarkesh-Ha

! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.

Topics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

Semiconductor Memories. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Paolo Spirito

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

CMOS Digital Integrated Circuits Lec 13 Semiconductor Memories

! Memory. " RAM Memory. ! Cell size accounts for most of memory array size. ! 6T SRAM Cell. " Used in most commercial chips

Floating Point Representation and Digital Logic. Lecture 11 CS301

Thin Film Transistors (TFT)

CS 152 Computer Architecture and Engineering

Moores Law for DRAM. 2x increase in capacity every 18 months 2006: 4GB

Course Administration. CPE/EE 427, CPE 527 VLSI Design I L04: MOS Transistors. Review: CMOS Process at a Glance

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

ECEN 474/704 Lab 2: Layout Design

LAYOUT TECHNIQUES. Dr. Ivan Grech

EE141-Fall 2011 Digital Integrated Circuits

VLSI Design I; A. Milenkovic 1

Chapter Overview. Memory Classification. Memory Architectures. The Memory Core. Periphery. Reliability. Memory

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

B.Supmonchai June 26, q Introduction of device basic equations. q Introduction of models for manual analysis.

Check course home page periodically for announcements. Homework 2 is due TODAY by 5pm In 240 Cory

Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power

Lecture 2 Thin Film Transistors

Flash Memory Cell Compact Modeling Using PSP Model

EE382M-14 CMOS Analog Integrated Circuit Design

FIELD EFFECT TRANSISTORS:

MOS Capacitors ECE 2204

ECE321 Electronics I

CMOS Inverter. Performance Scaling

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

EECS 312: Digital Integrated Circuits Final Exam Solutions 23 April 2009

Floating Gate Devices: Operation and Compact Modeling

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

Field-Effect (FET) transistors

Topics to be Covered. capacitance inductance transmission lines

Lecture #39. Transistor Scaling

Memory, Latches, & Registers

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

Important! EE141- Fall 2002 Lecture 5. CMOS Inverter MOS Transistor Model

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

EE C245 ME C218 Introduction to MEMS Design Fall 2011

Lecture 4: CMOS Transistor Theory

The K-Input Floating-Gate MOS (FGMOS) Transistor

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

MOS Transistor. EE141-Fall 2007 Digital Integrated Circuits. Review: What is a Transistor? Announcements. Class Material

VLSI. Faculty. Srikanth

CS 152 Computer Architecture and Engineering. Lecture 11 VLSI

Introduction to Computer Engineering ECE 203

Lecture 12: MOS Capacitors, transistors. Context

MOSFET: Introduction

EE 4345 Chapter 6. Derek Johnson Michael Hasni Rex Reeves Michael Custer

MOS Transistor I-V Characteristics and Parasitics

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

S No. Questions Bloom s Taxonomy Level UNIT-I

EECS130 Integrated Circuit Devices

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Lecture 1: Circuits & Layout

Name: Answers. Mean: 83, Standard Deviation: 12 Q1 Q2 Q3 Q4 Q5 Q6 Total. ESE370 Fall 2015

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Digital Integrated Circuits Lecture 14: CAMs, ROMs, and PLAs

CMOS Digital Integrated Circuits Lec 10 Combinational CMOS Logic Circuits

Objective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

AE74 VLSI DESIGN JUN 2015

ECE 546 Lecture 10 MOS Transistors

Announcements. EE105 - Fall 2005 Microelectronic Devices and Circuits. Lecture Material. MOS CV Curve. MOSFET Cross Section

Lecture 0: Introduction

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

EEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

AOD452 N-Channel Enhancement Mode Field Effect Transistor

Motivation for Lecture. For digital design we use CMOS transistors. Gate Source. CMOS symboler. MOS transistor. Depletion. A channel is created

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Single Event Effects: SRAM

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications

MOS Transistor Theory

EECS130 Integrated Circuit Devices

Transcription:

EE141-pring 2006 igital Integrated Circuits Lecture 29 Flash memory Administrative tuff reat job on projects and posters! Homework #10 due today Lab reports due this week Friday lab in 353 Final exam May 19, 12:30-3:30pm 277 Cory 1 2 Class Material Last lecture Finish adders ROM Today s lecture Flash memory RAM Reading Chapter 12 (pp. 634-647, 664-670) Flash Memory 3 4 Read-Only Memory Cells MO OR ROM [0] [1] [2] [3] 1 [0] [1] [2] 0 [3] N iode ROM MO ROM 1 MO ROM 2 V bias Pull-down loads 5 6 1

MO NOR ROM [0] [1] Pull-up devices N MO NOR ROM Layout Cell (9.5λ x 7λ) Programmming using the Active Layer Only [2] [3] N Metal1 iffusion Metal1 on iffusion [0] [1] [2] [3] 7 8 MO NOR ROM Layout Cell (11λ x 7λ) MO NAN ROM Pull-up devices Programmming using the Contact Layer Only [0] [0] [1] [2] [3] [1] [2] Metal1 iffusion [3] Metal1 on iffusion 9 All word lines high by default with exception of selected row 10 MO NAN ROM Layout Cell (8λ x 7λ) Programmming using the Metal-1 Layer Only NAN ROM Layout Cell (5λ x 6λ) Programmming using Implants Only No contact to V or N necessary; drastically reduced cell size Loss in performance compared to NOR ROM iffusion Metal1 on iffusion Threshold-altering implant Metal1 on iffusion 11 12 2

Equivalent Transient Model for MO NOR ROM Equivalent Transient Model for MO NAN ROM Model for NOR ROM Model for NAN ROM r word C bit r bit C L c bit c word r word c word Word line parasitics Wire capacitance and gate capacitance Wire resistance (polysilicon) Bit line parasitics Resistance not dominant (metal) rain and ate-rain capacitance Word line parasitics imilar to NOR ROM Bit line parasitics Resistance of cascaded transistors dominates rain/ource and complete gate capacitance 13 14 Non-Volatile Memories The Floating-gate gate transistor (FAMO) Floating-ate Transistor Programming 2 Floating gate ource ate rain 1 2 2. t ox n + p ubstrate t ox n +_ Avalanche injection Removing programming voltage leaves charge trapped Programming results in higher V T. evice cross-section chematic symbol 15 16 A Programmable-Threshold Transistor Flash EEPROM I 0 -state 1 -state Control gate ON Floating gate V T erasure Thin tunneling oxide n source programming p-substrate n drain OFF V V Many other options 17 18 3

Cross-sections sections of NVM cells Basic Operations in a NOR Flash Memory Erase cell array 0 1 0 1 Flash Courtesy Intel EPROM 19 open open 20 Basic Operations in a NOR Flash Memory Write Basic Operations in a NOR Flash Memory Read 6 V 0 1 0 1 V 0 1 0 1 1 6 V 1 V 21 22 NAN Flash Memory NAN Flash Memory Word line(poly) elect transistor Word lines Unit Cell ate Oxide ate ONO F Active area TI ource line (iff. Layer) Bit line contact ource line contact Courtesy Toshiba 23 Courtesy Toshiba 24 4

1-Transistor RAM Cell Write 1 Read 1 M 1 X N V T C RAM C /2 V sensing /2 Write: C is charged or discharged by asserting and. Read: Charge redistribution takes places between bit line and storage capacitance C ΔV = V V PRE = V BIT V PRE ------------ C + C Voltage swing is small; typically < 200 mv. 25 26 RAM Cell Observations 1T RAM requires a sense amplifier for each bit line, due to charge redistribution read-out. RAM memory cells are single ended in contrast to RAM cells. The read-out of the 1T RAM cell is destructive; read and refresh operations are necessary for correct operation. When writing a 1 into a RAM cell, a threshold voltage is lost. This charge loss can be circumvented by bootstrapping the word lines to a higher value than ense Amp Operation V V PRE V(1) ense amp activated Word line activated V(1) V(0) t 27 28 1-T T RAM Cell Modern 1T RAM Cells Capacitor Word line Insulating Layer Cell plate Capacitor dielectric layer Metal word line M 1 word line Cell Plate i Poly n + n + Inversion layer Poly induced by plate bias Cross-section io 2 Field Oxide iffused bit line gate Layout plate Capacitor Insulator torage Node Poly 2nd Field Oxide Refilling Poly i ubstrate Transfer gate Isolation torage electrode Uses -iffusion Capacitance Expensive in Area 29 Trench Cell tacked-capacitor Cell 30 5

THE EN But this is just the beginning 31 6