P-channel enhancement mode MOS transistor

Similar documents
FEATURES SYMBOL QUICK REFERENCE DATA

N-channel TrenchMOS transistor

FEATURES SYMBOL QUICK REFERENCE DATA

TO220AB & SOT404 PIN CONFIGURATION SYMBOL

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PINNING - SOT223 PIN CONFIGURATION SYMBOL

PINNING - SOT223 PIN CONFIGURATION SYMBOL

PINNING - SOT404 PIN CONFIGURATION SYMBOL

FEATURES SYMBOL QUICK REFERENCE DATA. V DSS = 55 V Very low on-state resistance Fast switching

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PowerMOS transistor PINNING - SOT428 PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

PINNING - TO220AB PIN CONFIGURATION SYMBOL

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

TrenchMOS ultra low level FET

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

N-channel TrenchMOS logic level FET

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

PHP7NQ60E; PHX7NQ60E

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHM21NQ15T. TrenchMOS standard level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PSMN002-25P; PSMN002-25B

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK71/ AIE. TrenchPLUS standard level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK71/ AIE. TrenchPLUS standard level FET. BUK AIE in SOT426 (D 2 -PAK) BUK AIE in SOT263B (TO-220AB).

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

Insulated Gate Bipolar Transistor (IGBT)

BSH Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

BUK71/ ATE. TrenchPLUS standard level FET. BUK ATE in SOT426 (D 2 -PAK) BUK ATE in SOT263B (TO-220AB).

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

SMD version of BUK125-50L

N-channel TrenchMOS logic level FET

BF545A; BF545B; BF545C

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

60 V, 0.3 A N-channel Trench MOSFET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK B. N-channel TrenchMOS standard level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

N-channel TrenchMOS standard level FET

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

PHB108NQ03LT. N-channel TrenchMOS logic level FET

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

PINNING - TO220AC PIN CONFIGURATION SYMBOL. tab

PINNING - SOT186 PIN CONFIGURATION SYMBOL

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PHP110NQ08T. N-channel TrenchMOS standard level FET

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

PHT4NQ10LT. 1. Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

BUK B. N-channel TrenchMOS logic level FET

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS logic level FET

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PINNING - SOT199 PIN CONFIGURATION SYMBOL. case a1

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS logic level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK A. N-channel TrenchMOS standard level FET

PINNING - SOT93 PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

DATA SHEET. BSP304; BSP304A P-channel enhancement mode vertical D-MOS transistors. Philips Semiconductors DISCRETE SEMICONDUCTORS.

DATA SHEET. PMBFJ308; PMBFJ309; PMBFJ310 N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

Transcription:

FEATURES SYMBOL QUICK REFERENCE DATA Very low threshold voltage s V DS = 2 V Fast switching Logic level compatible I D =.2 A Subminiature surface mount g package R DS(ON). Ω (V GS =. V) GENERAL DESCRIPTION PINNING SOT7 d V GS(TO). V P-channel, enhancement mode, PIN DESCRIPTION logic level, field-effect power transistor. This device has low,2,,6 drain threshold voltage and extremely fast switching making it ideal for 3 gate battery powered applications and high speed digital interfacing. source 6 Top view The is supplied in the SOT7 subminiature surface mounting package. 2 3 LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 3) SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT V DS Drain-source voltage - 2 V V DGR Drain-gate voltage R GS = 2 kω - 2 V V GS Gate-source voltage - ± 8 V I D Drain current (DC) T a = 2 C -.2 A T a = C - -.96 A I DM Drain current (pulse peak value) T a = 2 C - -6.9 A P tot Total power dissipation T a = 2 C -.7 W T a = C -.7 W T stg, T j Storage & operating temperature - C THERMAL RESISTANCES SYMBOL PARAMETER CONDITIONS TYP. MAX. UNIT R th j-a Thermal resistance junction to FR board, minimum 3 - K/W ambient footprint August 998 Rev.

ELECTRICAL CHARACTERISTICS T j = 2 C unless otherwise specified SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT V (BR)DSS Drain-source breakdown V GS = V; I D = µa 2 - - V voltage V GS(TO) Gate threshold voltage V DS = V GS ; I D = ma -. -.6 - V T j = C -. - - V R DS(ON) Drain-source on-state V GS =. V; I D = A - 8 2 mω resistance V GS =. V; I D = A - 7 mω V GS =.8 V; I D = -. A - 8 mω V GS =. V; I D = A; T j = C - 7 23 mω g fs Forward transconductance V DS = -9.6 V; I D = A.. - S I GSS Gate source leakage current V GS = ±8 V; V DS = V - ± ± na I DSS Zero gate voltage drain V DS = -9.6 V; V GS = V; - - na current T j = C - 3 µa Q g(tot) Total gate charge I D = A; V DD = V; V GS =. V - 8.8 - nc Q gs Gate-source charge -.7 - nc Q gd Gate-drain (Miller) charge - 2. - nc t d on Turn-on delay time V DD = V; I D = A; - 2 - ns t r Turn-on rise time V GS = -8 V; R G = 6 Ω -. - ns t d off Turn-off delay time Resistive load - - ns t f Turn-off fall time - 2 - ns C iss Input capacitance V GS = V; V DS = -9.6 V; f = MHz - - pf C oss Output capacitance - 2 - pf C rss Feedback capacitance - 62 - pf REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS T j = 2 C unless otherwise specified SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT I DR Continuous reverse drain T a = 2 C - -.2 A current I DRM Pulsed reverse drain current - - -6.9 A V SD Diode forward voltage I F = -.62 A; V GS = V - -.62.3 V t rr Reverse recovery time I F = -. A; -di F /dt = A/µs; - 7 - ns Q rr Reverse recovery charge V GS = V; V R = -9.6 V - 69 - nc August 998 2 Rev.

2 Normalised Power Dissipation, PD (%) Peak Pulsed Drain Current, IDM (A) 8 6 D =..2...2 single pulse P D tp D = tp/t 2. T 2 7 2 Ambient Temperature, Ta (C) Fig.. Normalised power dissipation. PD% = P D /P D 2 C = f(t a ). E-6 E- E E-3 E E E+ E+ Pulse width, tp (s) Fig.. Transient thermal impedance. Z th j-a = f(t); parameter D = t p /T 2 8 6 2 Normalised Drain Current, ID (%) 2 7 2 Ambient Temperature, Ta (C) Fig.2. Normalised continuous drain current. ID% = I D /I D 2 C = f(t a ); conditions: V GS V Drain current, ID (A) -. V.8 V.. V -3. -3.. -. -.. Drain-Source Voltage, VDS (V).3 V.2 V. V V -.9 V VGS = -.8 V Fig.. Typical output characteristics, T j = 2 C. I D = f(v DS ); parameter V GS Peak Pulsed Drain Current, IDM (A).7.6 Drain-Source On Resistance, RDS(on) (Ohms) -.8 V V. V.2 V.3 V -.9 V.. RDS(on) = VDS/ ID d.c. tp = ms ms ms. Drain-Source Voltage, VDS (V) Fig.3. Safe operating area. T a = 2 C I D & I DM = f(v DS ); I DM single pulse; parameter t p...3.2. -... -3-3.. V VGS =.V. Fig.6. Typical on-state resistance, T j = 2 C. R DS(ON) = f(i D ); parameter V GS.8 V - August 998 3 Rev.

-. VDS > ID X RDS(on) -3. -3.. -. C -.. Gate-Source Voltage, VGS (V) Fig.7. Typical transfer characteristics. I D = f(v GS ).7.6...3.2. Threshold Voltage, VGS(to), (V) typical minimum 2 7 2 Junction Temperature, Tj (C) Fig.. Gate threshold voltage. V GS(TO) = f(t j ); conditions: I D = ma; V DS = V GS 8 7 6 3 2 Transconductance, gfs (S) VDS > ID X RDS(on) -.2 -. -.6 -.8.2..6.8 C.2..6 Fig.8. Typical transconductance, T j = 2 C. g fs = f(i D ) E E E-3 E E- E-6 E-7 VDS = - V -.9 -.8 -.7 -.6 -. -. -.3 -.2 -. Gate-Source Voltage, VGS (V) Fig.. Sub-threshold drain current. I D = f(v GS) ; conditions: T j = 2 C...3.2..9.8.7.6. Normalised Drain-Source On Resistance RDS(ON) @ Tj RDS(ON) @ 2C VGS =. V. V.8 V 2 7 2 Junction Temperature, Tj (C) Fig.9. Normalised drain-source on-state resistance. R DS(ON) /R DS(ON)2 C = f(t j ) Capacitances, Ciss, Coss, Crss (pf) Ciss Coss Crss -.... Drain-Source Voltage, VDS (V) Fig.2. Typical capacitances, C iss, C oss, C rss. C = f(v DS ); conditions: V GS = V; f = MHz August 998 Rev.

- -3 Gate-source voltage, VGS (V) VDD = V RD = Ohms 2 3 6 7 8 9 Gate charge, (nc) Fig.3. Typical turn-on gate-charge characteristics. V GS = f(q G ). 3. 3 2. 2.. Source-Drain Diode Current, IF (A) C.2..6.8.2. Drain-Source Voltage, VSDS (V) Fig.. Typical reverse diode current. I F = f(v SDS ); conditions: V GS = V; parameter T j August 998 Rev.

MECHANICAL DATA Plastic surface mounted package; 6 leads SOT7 D B E A X y H E v M A 6 Q pin index A 2 3 A c e bp w M B Lp detail X 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A bp c D E e H E Lp Q v w y mm..9..3..2.26. 3. 2.7.7.3.9 3. 2..6.2.33.23.2.2. OUTLINE VERSION REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION ISSUE DATE SOT7 SC-7 978 Fig.. SOT7 surface mounting package. Notes. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling. 2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC8. 3. Epoxy meets UL9 V at /8". August 998 6 Rev.

DEFINITIONS Data sheet status Objective specification This data sheet contains target or goal specifications for product development. Preliminary specification This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications. Limiting values Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 3). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. Philips Electronics N.V. 998 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. August 998 7 Rev.