EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2

Similar documents
EE292: Fundamentals of ECE

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2

EE292: Fundamentals of ECE

Sinusoidal Steady State Analysis (AC Analysis) Part I

R-L-C Circuits and Resonant Circuits

To find the step response of an RC circuit

Lecture 4: R-L-C Circuits and Resonant Circuits

Electric Circuits Fall 2015 Solution #5

ECE Spring 2015 Final Exam

EE292: Fundamentals of ECE

Source-Free RC Circuit

Electric Circuits I FINAL EXAMINATION

EE 3120 Electric Energy Systems Study Guide for Prerequisite Test Wednesday, Jan 18, pm, Room TBA

EE221 Circuits II. Chapter 14 Frequency Response

EE221 Circuits II. Chapter 14 Frequency Response

Sinusoidal Steady-State Analysis

8. Introduction and Chapter Objectives

'XNH8QLYHUVLW\ (GPXQG73UDWW-U6FKRRORI(QJLQHHULQJ. ECE 110 Fall Test II. Michael R. Gustafson II

Dynamic circuits: Frequency domain analysis

Electric Circuit Theory

ELEC 2501 AB. Come to the PASS workshop with your mock exam complete. During the workshop you can work with other students to review your work.

Physics 116A Notes Fall 2004

Capacitors. Chapter How capacitors work Inside a capacitor

Basic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011

EE-202 Exam III April 13, 2015

Design Engineering MEng EXAMINATIONS 2016

RLC Series Circuit. We can define effective resistances for capacitors and inductors: 1 = Capacitive reactance:

Prof. Anyes Taffard. Physics 120/220. Voltage Divider Capacitor RC circuits

Lab #4 Capacitors and Inductors. Capacitor Transient and Steady State Response

Phasors: Impedance and Circuit Anlysis. Phasors

First-order transient

Single-Time-Constant (STC) Circuits This lecture is given as a background that will be needed to determine the frequency response of the amplifiers.

Sinusoidal Steady State Analysis (AC Analysis) Part II

Designing Information Devices and Systems II Fall 2018 Elad Alon and Miki Lustig Discussion 5A

Circuits with Capacitor and Inductor

2. The following diagram illustrates that voltage represents what physical dimension?

09/29/2009 Reading: Hambley Chapter 5 and Appendix A

E40M Review - Part 1

AC analysis. EE 201 AC analysis 1

Experiment 3: Resonance in LRC Circuits Driven by Alternating Current

REACTANCE. By: Enzo Paterno Date: 03/2013

ECE Circuit Theory. Final Examination. December 5, 2008

Problem Set 5 Solutions

Chapter 10: Sinusoids and Phasors

Chapter 9 Objectives

'XNH8QLYHUVLW\ (GPXQG73UDWW-U6FKRRORI(QJLQHHULQJ. EGR 224 Spring Test II. Michael R. Gustafson II

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ

CIRCUIT ANALYSIS II. (AC Circuits)

Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Midterm 2. Exam location: 145 Dwinelle, last SID# 2

Consider a simple RC circuit. We might like to know how much power is being supplied by the source. We probably need to find the current.

RLC Circuits. 1 Introduction. 1.1 Undriven Systems. 1.2 Driven Systems

BIOEN 302, Section 3: AC electronics

AC analysis - many examples

AC Circuit Analysis and Measurement Lab Assignment 8

Sinusoids and Phasors

ENGR 2405 Chapter 8. Second Order Circuits

ECE 201 Fall 2009 Final Exam

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

EE40 Lecture 11 Josh Hug 7/19/2010

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

P441 Analytical Mechanics - I. RLC Circuits. c Alex R. Dzierba. In this note we discuss electrical oscillating circuits: undamped, damped and driven.

Network Graphs and Tellegen s Theorem

EE313 Fall 2013 Exam #1 (100 pts) Thursday, September 26, 2013 Name. 1) [6 pts] Convert the following time-domain circuit to the RMS Phasor Domain.

SCHOOL OF MATHEMATICS MATHEMATICS FOR PART I ENGINEERING. Self-paced Course

San Jose State University Department of Electrical Engineering. Exam 2 Solution. EE 098-MIT 6.002x Fall 2012

EIT Quick-Review Electrical Prof. Frank Merat

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

Operational amplifiers (Op amps)

Two-Port Networks Admittance Parameters CHAPTER16 THE LEARNING GOALS FOR THIS CHAPTER ARE THAT STUDENTS SHOULD BE ABLE TO:

Review of 1 st Order Circuit Analysis

'XNH8QLYHUVLW\ (GPXQG73UDWW-U6FKRRORI(QJLQHHULQJ. EGR 224 Spring Test II. Michael R. Gustafson II

ECE2210 Final given: Spring 08

BFF1303: ELECTRICAL / ELECTRONICS ENGINEERING. Alternating Current Circuits : Basic Law

Midterm Exam 2. Prof. Miloš Popović

Electric Circuits II Sinusoidal Steady State Analysis. Dr. Firas Obeidat

EE100Su08 Lecture #11 (July 21 st 2008)

ECS 40, Fall 2008 Prof. Chang-Hasnain Test #3 Version A

EE221 - Practice for the Midterm Exam

ECE2262 Electric Circuit

DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING RUTGERS UNIVERSITY

Sinusoidal Steady-State Analysis

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

ECE 241L Fundamentals of Electrical Engineering. Experiment 6 AC Circuits

Chapter 4 Transients. Chapter 4 Transients

Real Analog Chapter 7: First Order Circuits. 7 Introduction and Chapter Objectives

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

RC, RL, and LCR Circuits

EE40 Midterm Review Prof. Nathan Cheung

Basic RL and RC Circuits R-L TRANSIENTS: STORAGE CYCLE. Engineering Collage Electrical Engineering Dep. Dr. Ibrahim Aljubouri

EE-202 Exam III April 6, 2017

Response of Second-Order Systems

A capacitor is a device that stores electric charge (memory devices). A capacitor is a device that stores energy E = Q2 2C = CV 2

Sinusoidal Steady-State Analysis

EECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

ECE 255, Frequency Response

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

MODULE I. Transient Response:

I. Impedance of an R-L circuit.

Transcription:

EE 4: Introduction to Microelectronic Circuits Spring 8: Midterm Venkat Anantharam 3/9/8 Total Time Allotted : min Total Points:. This is a closed book exam. However, you are allowed to bring two pages (8. x ) notes, with writing on both sides.. No electronic devices, i.e. calculators, cell phones, computers, etc. 3. Show the steps used to arrive at your answer, where necessary. Partial credit will be given if you have the proper steps but an incorrect answer. A correct answer for a problem involving multiple steps where it is not clear how you arrived at the answer may not be given full credit. 4. Write your final answers into the boxes.. Remember to put down units. Last (Family) Name: First Name: Student ID: Signature: Lab Section: Max (a-g) (h-k) 6 3 (a) 4 3 (b) 4 4 6 Total Score

. ( pts total) In the circuit shown above the current source is a DC source. The switch is open prior to time, and the current has reached steady state prior to time. At time the switch closes. The reference configuration to use for each circuit element in solving the problem is shown in the figure. Please provide all answers in terms of I s, R, L, and C. (a) What is i L ( )? ( pts) i L ( ) = I s (because cap is open circuit in DC steady state) (b) What is v C ( )? ( pts) v C ( ) = (because inductor is short circuit in DC steady state) (c) What is i L ( + )? ( pt) i L ( + ) = i L ( ) = I s (d) What is v C ( + )? ( pt) v C ( + ) = v C ( ) =

(e) What is i ( + )? ( pts) Using KVL, Combining this with we get: (f) What is i C ( + )? ( pt) v ( + ) = v C ( + ) + v ( + ) = v ( + ) i ( + ) = i ( + ). i ( + ) + i ( + ) = I s, i ( + ) = I s / i C ( + ) = I s / (because i C ( + ) + i L (+) = i ( + )) (g) What is dv C dt ( + )? ( pt) dv C dt ( + ) = C i C( + ) = I s C 3

For your convenience the circuit after the switch closes at time t = is redrawn below. Use the same reference configurations as in the original figure. The rest of the problem refers to the situation after time. (h) Writing an appropriate KVL equation, express i (t) in terms of v C (t) (and the parameters I s, R, L, and C if needed) for t +. ( pts) Ri (t) + v C (t) = Ri (t) Ri (t) + v C (t) = R(I s i (t)) Ri (t) = v C (t) + RI s i (t) = v C (t)/r + I s / (i) Using KCL at node A, express i L (t) in terms of v C (t) and the parameters for t +. ( pts) i L (t) + i C (t) = i (t) i L (t) = C dv C dt (t) + i (t) i L (t) = C dv C dt (t) v C(t) R (j) Write down a differential equation that v C (t) must satisfy for t. (4 pts) v c (t) = v L (t) = L di L(t) = L d [ C dv C dt dt dt (t) v C(t) R + I ] s + I s v c (t) = LC d v C dt (t) L dv C R dt (t) + L di s dt (note that the undriven circuit has two resistors in series, so is a parallel RLC circuit with an effective resistance of R, and this is reflected in the homogenous equation for v C (t) ) d v C dt (t) + dv C RC dt (t) + v C(t) LC = di s C dt = (k) For what combination of parameter values is the circuit critically damped for t +? (Note: if your answer depends on I s, you have done something wrong). ( pts) α = ω 4RC = LC 4

4R = L C

. (6 pts) In the circuit above the two sources are at different frequencies ω = rad/sec and ω = rad/sec respectively. Use superposition and phasor analysis to determine i C (t). arctan = 63.43 arctan 4 = 7.96 First consider just S. We replace the other current source by an OPEN circuit. Observe that ωc = 3 =, so Using current divider, we find that Z C = jωc = j = j/. Z R Ω I c = I s = Z R + Z C Ω j ΩI s = 4 4 j I s = 7 4 arctan 4 9 = 7 ( 9 + arctan 4 ) Alternatively, using the other form of current divider (or just multiplying top and bottom of the above expression by j), we find that I c = Z c Z R + I s = Z C j + ji s = 4j + 4j I 4 9 s = 7 arctan 4 9 = ( arctan 4) = 7 7 7.96 Now consider just S. We replace the other current source by an OPEN circuit. Observe that ωc = 3 =, so ωc =. This time, we find that I c = Z c Z R + I s = Z C j + j I s = j + j I 9 s = arctan 4 = (3 arctan ) = (3 63.43 ) To find the total solution, we add the previous solutions: i C (t) = i C (t) + i C (t) = 7 cos(t 7.96 ) + cos(t + 3 63.43 ) Rubric: pt for correct I C = Ω Ω j ΩI s. pt for i C (t) = 7 cos(t 7.96 ). Likewise pts for i C. more points for adding them. 6

3. (8 pts total) Consider the circuit above operating in AC steady state at frequency ω = rads/sec. (a) What is the average power dissipated in the resistance? (4 pts) There are several ways to do this. The easiest is to work directly with the resistor. Using voltage divider, we obtain the voltage across the resistor as: R V R = V S jωl + R. Note that V S = V, jωl = Ω, and R = Ω, so that plugging these values in, we have Hence, V R (t) = cos(t 4 ). V R = j + = 4. To find the average power dissipated, we note that across a resistor, P ave = V R R = (/) =. It was a bit more algebraically messy to do this problem by instead finding the average power supplied across the current source (and using the fact that inductors do not dissipate average power to equate this to the power dissipated by the resistor). One could do this as follows: Observe that we would like to find P ave = Re{I s V s }/. Recall that I s = V s /Z eq, so we need to find /Z eq. Using the formula for parallel elements, we see that Z eq = (jωl) + (R+jωL) = j + +j = j + ( j)/ = ( j3)/. Hence P ave = Re I s V s / = Re I s Z eq = Re( +3j ) = 4 =. This agrees with our answer using the other method. (you could also find I s in polar notation, and then draw a triangle to find cos(θ), where θ is the angle between current and voltage, and then use P ave = V rms I rms cos(θ)). P avg = 7

(b) We now want to put a capacitor in parallel with the load across the terminals a and b, resulting in the circuit below. What should be the value of C such that no reactive power is drawn from the source? (4 pts) We write Z tot = /jωc + Z a where Z a is the impedance of the inductor and resistor combination found in part (a). Using the value from part (a), Z tot = jωc + 3j. We want Z tot to be entirely real, which is equivalent to requiring its inverse to be real. Therefore we can set the imaginary component to, getting or C = 3/ω =.mf. jωc 3j/ =, C =.mf 8

4. ( pts total) Bode plots: H(f) db 3 4 ω 4 (a) Plot A H(f) db 3 3 4 ω (b) Plot B H(f) db H(f) db 3 3 3 3 4 ω (c) Plot C 4 ω (d) Plot D Match the magnitude Bode plots (above) with the corresponding transfer functions (below) (4 pts). Transfer function H (ω) = +jω H (ω) = +jω jω H 3 (ω) = +jω H 4(ω) = Corresponding Bode plot (a,b,c, or d?): d a c b Explain your reasoning (6 pts): Many explanations were possible. plot (a) has one pole and one zero. It is the only plot with two frequencies at which things happen. Hence the transfer function is H (ω) plot (c) is a simple low pass filter with break frequency ω B =, and thus will have transfer function H c (ω) = +jω/. plot (b) is the same as plot (c) but stretched vertically by a factor of. Therefore we square H c (ω), to get H d (ω) = (+jω/). plot (d) the only plot with a break frequency at ω =. For those who prefer to discuss things in terms of poles and zeros, (a) has one pole and one zero. (b) has two poles. (c) has a pole at ω =. (d) has a pole at ω = /. (+jω) 9

. (6 pts) R v s (t) C + v C (t) - Figure : Circuit V_ v s (t) 4T 3T T T T T 3T 4T T t Figure : Voltage source In the circuit above (Fig. ) the voltage source is periodic with period T and alternates between a value of V for T seconds, followed by a value of for T seconds as shown (Fig. ). Sketch the steady state response v C (t), labeling the graph completely, i.e. v C (t) should be determined exactly. You need not explain the details by which you arrived at v C (t). However, you should explain why your sketched v C (t) is correct. (Hint: Try to think about the values that the steady state v C (t) should have when t lies in an interval that is an even multiple of T and the value it should have when t lies in an interval that is an odd multiple of T. Write two equations, relating these two values, using your understanding of RC circuits.) Without writing anything down, we can observe that when the source is on, the voltage across the capacitor should increase exponentially (i.e. quickly at first, then more slowly) towards the source voltage. When the source voltage is turned to, then the capacitor should discharge exponentially towards (more quickly at first, then more slowly). This gives rise to a saw tooth pattern ( pts for getting this far). Note that V C (t) should be continuous unless you anticipate infinite current! Further, note that it will not quite achieve the asymptotic values of and V, because it is given finite time (and you are given no information indicating that the time constant is smaller than your period T ) ( more points for getting this far). For full points, we can quantify things: Recall the formula Applying it to our situation, we find that On odd intervals [T n, T (n + )], we have On even intervals [T (n + ), T (n + )], we have v(t) = V final + (V initial V final )e t/τ. (t T n)/rc V c (t) = V + (V c () V )e V c (t) = + V c (T )e [t T (n+)]/rc.

To find the precise values v c () and v c (T ), we enforce continuity at the boundary points: V odd (end) = V + (V c () V )e T/RC = V c (T )e = Veven(start) and V odd (start) = V c () = V c (T )e T/RC = Veven(end) We find V V e T/RC = V c (T )e V c ()e T/RC = V c (T )e V c (T )e T/RC = V c (T )( e T/RC ) Therefore and V c (T ) = V ( e T/RC )/( e T/RC ), V c () = V (e T/RC e T/RC )/( e T/RC ). (note that we had better get that the amount it rises in an odd interval plus the amount it falls in an even interval sum to, so (V c () V ) + V c (T ) =. Indeed, we can check that this holds.) The thick green lines on the sketch indicate the actual capacitor voltage, while the thin ones show how it would continue if the source did not change value. V_ V_C(T) V C (t) V_C() T T 3T 4T t Figure 3: Capacitor Voltage Rubric: pts for realizing it has an exponential (with the right concavities) sawtooth pattern. more for realizing it does not quite reach the extreme points and V. final points for the precise values it reaches at the ends of each interval.