Homework Solution #1. Chapter 2 2.6, 2.17, 2.24, 2.30, 2.39, 2.42, Grading policy is as follows: - Total 100

Similar documents
Homework 1/Solutions. Graded Exercises

MC9211 Computer Organization

CHAPTER 3 BOOLEAN ALGEBRA

UNIT 3 BOOLEAN ALGEBRA (CONT D)

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Chapter 2: Boolean Algebra and Logic Gates

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

Chapter 2 Combinational Logic Circuits

Number System conversions

BOOLEAN ALGEBRA TRUTH TABLE

Boolean Algebra & Logic Gates. By : Ali Mustafa

UNIT 5 KARNAUGH MAPS Spring 2011

In Module 3, we have learned about Exclusive OR (XOR) gate. Boolean Expression AB + A B = Y also A B = Y. Logic Gate. Truth table

Chap 2. Combinational Logic Circuits

Chapter 2: Switching Algebra and Logic Circuits

Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE

Chapter 2. Boolean Algebra and Logic Gates


Chapter-2 BOOLEAN ALGEBRA

GAMINGRE 8/1/ of 7

CHAPTER 2 BOOLEAN ALGEBRA

CSE 140L Spring 2010 Lab 1 Assignment Due beginning of the class on 14 th April

Chapter 3. Boolean Algebra. (continued)

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Answers to Problems. For Fundamentals of Logic Design second edition (corrected version)

APPLİCATION OF BOOLEAN ALGEABRA

1. Expand each of the following functions into a canonical sum-of-products expression.

BOOLEAN ALGEBRA. Introduction. 1854: Logical algebra was published by George Boole known today as Boolean Algebra

Boolean Algebra and Logic Gates

Unit 2 Boolean Algebra

Lecture 2 Review on Digital Logic (Part 1)

Combinational Logic Design Principles

Chapter 2 Combinational Logic Circuits

Solutions to Assignment No 5 Digital Techniques Fall 2007

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

2 Application of Boolean Algebra Theorems (15 Points - graded for completion only)

Boolean Algebra, Gates and Circuits

Digital Logic Design. Malik Najmus Siraj

Homework 3/ Solutions

Signals and Systems Digital Logic System

Midterm Examination # 1 Wednesday, February 25, Duration of examination: 75 minutes

Chapter 4: Combinational Logic Solutions to Problems: [1, 5, 9, 12, 19, 23, 30, 33]

Binary logic consists of binary variables and logical operations. The variables are

Combinational Logic. Review of Combinational Logic 1

SYMBOL NAME DESCRIPTION EXAMPLES. called positive integers) negatives, and 0. represented as a b, where

Binary Logic and Gates. Our objective is to learn how to design digital circuits.

Gate-Level Minimization

CHAPTER III BOOLEAN ALGEBRA

ELCT201: DIGITAL LOGIC DESIGN

Answers. Chapter 9 A92. Angles Theorem (Thm. 5.6) then XZY. Base Angles Theorem (Thm. 5.6) 5, 2. then WV WZ;

Contents. Chapter 2 Digital Circuits Page 1 of 30

CHAPTER III BOOLEAN ALGEBRA

control in out in out Figure 1. Binary switch: (a) opened or off; (b) closed or on.

ECE 238L Boolean Algebra - Part I

Hardware Design I Chap. 2 Basis of logical circuit, logical expression, and logical function

1. Prove: A full m- ary tree with i internal vertices contains n = mi + 1 vertices.

Lecture 7: Karnaugh Map, Don t Cares

Chapter 2 : Boolean Algebra and Logic Gates

Logic Design I (17.341) Fall Lecture Outline

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

DIGITAL ELECTRONICS & it0203 Semester 3

CHAPTER 7. Exercises 17/ / /2 2 0

Systems I: Computer Organization and Architecture

Chapter 2. Digital Logic Basics

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

ENG2410 Digital Design Combinational Logic Circuits

Combinational Logic. Course Instructor Mohammed Abdul kader

LOGIC GATES. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Algebraic Expressions

ANSWERS. CLASS: VIII TERM - 1 SUBJECT: Mathematics. Exercise: 1(A) Exercise: 1(B)

The least element is 0000, the greatest element is 1111.

LESSON 7.1 FACTORING POLYNOMIALS I

CHAPTER 12 Boolean Algebra

Sample Marking Scheme

Logic Design. Chapter 2: Introduction to Logic Circuits

Contents. Chapter 3 Combinational Circuits Page 1 of 36

SAMPLE ANSWERS MARKER COPY

Chapter 2 Boolean Algebra and Logic Gates

EC-121 Digital Logic Design

Chapter 2 Combinational Logic Circuits

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

THE RING OF POLYNOMIALS. Special Products and Factoring

Chapter 2 Boolean Algebra and Logic Gates

Midterm1 Review. Jan 24 Armita

Boolean Algebra and Logic Gates Chapter 2. Topics. Boolean Algebra 9/21/10. EECE 256 Dr. Sidney Fels Steven Oldridge

Week-I. Combinational Logic & Circuits

Chapter 2: Princess Sumaya Univ. Computer Engineering Dept.

CS/COE0447: Computer Organization and Assembly Language

Digital Logic Design. Combinational Logic

Digital Techniques. Figure 1: Block diagram of digital computer. Processor or Arithmetic logic unit ALU. Control Unit. Storage or memory unit

Advanced Digital Design with the Verilog HDL, Second Edition Michael D. Ciletti Prentice Hall, Pearson Education, 2011

( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function

Chapter 2 Boolean Algebra and Logic Gates

DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN

Symmetry. PlayMath, Summer, 2018

1. Name the person who developed Boolean algebra

Chapter 2 Combinational

Chapter 10 Exercise 10.1

Transcription:

Homework Solution #1 Chapter 2 2.6, 2.17, 2.24, 2.30, 2.39, 2.42, 2.48 Grading policy is as follows: - Total 100 Exercise 2.6 (total 10) - Column 3 : 5 point - Column 4 : 5 point Exercise 2.17 (total 25) - a), d), g) : 5 point - others : 2 point each Exercise 2.24 (total 15) - each of sub-item : 2.5 point Exercise 2.30 (total 10) - Each one functional table has 5 point Exercise 2.39 (total 10) - minterm/maxterm expression has 5 point each Exercise 2.42 (total 10) - a), b) has 5 point each Exercise 2.48 (total 20) - a), b), c) : 5 point each - One set result has 5 point

2 Solutions Manual - Introduction to Digital Design - February 3, 1999 A tabular representation would not be practical because there are 4 4 = 16 variables, each of which can have 4values, resulting in a table of 4 16 rows. Exercise 2.5 Inputs: Integer 0 x<2 16, binary control variable d 2f0; 1g Output: ( Integer 0 z<2 16. (x +1)mod2 16 if d =1 z = (x, 1) mod 2 16 if d =0 Tabular representation: Requires 2 16 rows for d = 1 and 2 16 rows for d =0. Total rows=2 2 16 =2 17. A tabular representation is out of question. Exercise 2.6 a b f 1 (a; b) f 2 (b; f 1 (a; b)) 0 0 2 0 0 1 0 0 0 2 2 2 1 0 0 2 1 1 1 2 1 2 1 0 2 0 2 0 2 1 1 2 2 2 0 0 Exercise 2.7 Range from 10 to 25 ) 16 values. Minimum number of binary variables: dlog 2 16e =4variables. Input: integer 10 x 25 Output: integer 0 z 15 z =(x, 10) In the next table the output z is represented by avector z =(z 3 ;z 2 ;z 1 ;z 0 ), with z i 2f0; 1g. x 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 z 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 Exercise 2.8 (a) Month: dlog 2 12e = 4 bits Month Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Dec Code 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 (b) Day: dlog 2 31e = 5 bits Year (assuming 0-2500): dlog 2 2501e = 12 bits Month: 4 bits A total of 21 bits would be needed. (c) Each decimal digit needs 4 bits. Two digits are necessary to represent the day, and 4 digits to represent the year. The number of bits to represent these elds would be 6 4 = 24 bits. Adding

Solutions Manual - Introduction to Digital Design - February 3, 1999 7 (b) Prove that f NAND (f NAND (x 1;x 0 );f NAND (x 1;x 0 )) = f AND (x 1;x 0 ) x 1 x 0 f NAND (x 1 ;x 0 ) f NAND (f NAND (x 1 ;x 0 );f NAND (x 1 ;x 0 )) f AND (x 1 ;x 0 ) 0 0 1 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 The conclusion is: f NAND (f NAND (x 1;x 0 );f NAND (x 1;x 0 )) = f AND (x 1;x 0 ) Exercise 2.16 Each variable can have 2values (0 or 1). Total number of n-variable inputs: 2 2{z ::: 2} =2 n n For each input, the output function can have 2values. Total number of functions: 2 2 ::: 2 {z } =2 2 n 2 n Exercise 2.17 a) Let f be a symmetric switching function of three variables, x; y; and z. Since the function is symmetric, f(0; 0; 1) = f(0; 1; 0) = f(1; 0; 0) and f(0; 1; 1) = f(1; 0; 1) = f(1; 1; 0) so that we have the following table: x y z f 0 0 0 a 0 0 1 b 0 1 0 b 0 1 1 c 1 0 0 b 1 0 1 c 1 1 0 c 1 1 1 d where a; b; c; and d are binary variables. From this description any particular example can be generated by assigning values to a; b; c, and d. b) Since a; b; c; and d can each take two values (0 or 1), the number of symmetric functions of three variables is 2 4 = 16. c) A symmetric switching function has the same value for all argument values that have the same number of 1's, since all these values can be obtained by permuting the arguments. Consequently, the values of the function of n arguments are decomposed into n + 1 classes dened by the number of 1's in the argument vector (four classes in part a). Therefore the set A completely denes the function. d) The function has value 1 whenever 0; 2 or 3 arguments have value 1. The table is

8 Solutions Manual - Introduction to Digital Design - February 3, 1999 w x y z f 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 1 1 0 1 0 0 0 0 1 1 1 1 0 1 1 0 1 0 1 1 1 1 1 0 0 0 0 1 0 0 1 1 1 0 1 0 1 1 0 1 1 1 1 1 0 0 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 e) In part (c) we saw that the argument values of symmetric switching function of n variables are divided into n+1 classes. For each of these classes the function can have value 1 or 0. Consequently, the number of symmetric switching functions of n variables is 2 n+1. f) No, the composition of symmetric switching functions is not necessarily a symmetric function. Consider as counterexample f(x; y; z) =f AND (f OR (x; y);z) and interchange the variables x and z. g) The table is a b c f 1 f 2 f 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 1 0 1 0 1 1 0 0 1 1 0 0 1 0 1 1 0 1 0 0 1 1 1 0 0 0 1 1 1 1 0 1 0 h) Let U be the set f0; 1;:::;ng where n is the number of variables of the symmetric function, and let A be the set describing the function f. Since the complement of f is 0 when f is 1 and viceversa, it is represented by the set A c such that A c = U, A For example, considering a 4-variable symmetrical function with A = f0; 1g, wehave A c = f2; 3; 4g. Exercise 2.18 (a) The threshold switching function of three variables with w 1 =1,w 2 =2,w 3 =,1, and T =2 is:

Solutions Manual - Introduction to Digital Design - February 3, 1999 13 z 8 = one set(5; 6); z 7 = one set(6; 7; 8); z 6 = one set(3; 9; 12; 17; 18; 20; 24); z 5 = one set(3; 5; 12; 18; 20; 24); z 4 = one set(5; 9; 18; 20; 24); z 3 = one set(5; 10); z 2 = one set(6; 12; 17; 24); z 1 = one set(3; 6; 9; 10; 12; 20); z 0 = one set(3; 17; 18); Exercise 2.23 The number of values of n binary variables is 2 n. For each of these, the function can take three possible values (0; 1 or dc) resulting in 3 2n functions. Out of these 2 2n are completely specied functions. Exercise 2.24 (a) a 0 b 0 + ab + a 0 b = a 0 (b + b 0 )+ab = a 0 1+ab = a 0 + b (b) a 0 + a(a 0 b + b 0 c) 0 = a 0 +(a 0 b + b 0 c) 0 = a 0 +(a + b 0 )(b + c 0 ) = a 0 + ab + ac 0 + bb 0 + b 0 c 0 = a 0 + b + c 0 + b 0 c 0 = a 0 + b + c 0

14 Solutions Manual - Introduction to Digital Design - February 3, 1999 (c) (a 0 b 0 + c)(a + b)(b 0 + ac) 0 = (a 0 b 0 + c)(a + b)b(a 0 + c 0 ) = (a 0 b 0 + c)b(a 0 + c 0 ) = (ba 0 b 0 + bc)(a 0 + c 0 ) = bc(a 0 + c 0 ) = a 0 bc (d) ab 0 + b 0 c 0 + a 0 c 0 = ab 0 +(a + a 0 )b 0 c 0 + a 0 c 0 = ab 0 + ab 0 c 0 + a 0 b 0 c 0 + a 0 c 0 = ab 0 (1 + c 0 )+a 0 (1 + b 0 )c 0 = ab 0 + a 0 c 0 (e) wxy + w 0 x(yz + yz 0 )+x 0 (zw + zy 0 )+z(x 0 w 0 + y 0 x) = wxy + w 0 xy + z(x 0 (w + y 0 )+x 0 w 0 + y 0 x) = (w + w 0 )xy + z(x 0 (w + y 0 + w 0 )+y 0 x) = xy + z(x 0 + xy 0 ) = xy + z(x 0 + y 0 ) = xy + z(xy) 0 = xy + z (f) abc 0 + bc 0 d + a 0 bd = abc 0 +(a + a 0 )bc 0 d + a 0 bd = abc 0 + abc 0 d + a 0 bc 0 d + a 0 bd = abc 0 (1 + d)+a 0 bd(1 + c 0 ) = abc 0 + a 0 bd Exercise 2.25 xz 0 + x 0 z = = x(xy 0 + x 0 y) 0 + x 0 (xy 0 + x 0 y) = x(xy 0 ) 0 (x 0 y) 0 + x 0 xy 0 + x 0 x 0 y = x(x 0 + y)(x + y 0 )+x 0 y = (xx 0 + xy)(x + y 0 )+x 0 y = (xyx + xyy 0 )+x 0 y = xy + x 0 y = (x + x 0 )y = 1 y

16 Solutions Manual - Introduction to Digital Design - February 3, 1999 abc a#(b&c) (a#b)&(a#c) 000 0#0 = 0 0&0 = 0 001 0#1 = 0 0&0 = 0 002 0#2 = 0 0&0 = 0 010 0#1 = 0 0&0 = 0 011 0#1 = 0 0&0 = 0 012 0#2 = 0 0&0 = 0 020 0#2 = 0 0&0 = 0 021 0#2 = 0 0&0 = 0 022 0#2 = 0 0&0 = 0 100 1#0 = 0 0&0 = 0 101 1#1 = 1 0&1 = 1 102 1#2 = 1 0&1 = 1 110 1#1 = 1 1&0 = 1 111 1#1 = 1 1&1 = 1 112 1#2 = 1 1&1 = 1 120 1#2 = 1 1&0 = 1 121 1#2 = 1 1&1 = 1 122 1#2 = 1 1&1 = 1 200 2#0 = 0 0&0 = 0 201 2#1 = 1 0&1 = 1 202 2#2 = 2 0&2 = 2 210 2#1 = 1 1&0 = 1 211 2#1 = 1 1&1 = 1 212 2#2 = 2 1&2 = 2 220 2#2 = 2 2&0 = 2 221 2#2 = 2 2&1 = 2 222 2#2 = 2 2&2 = 2 Table 2.2: Proof of distributivity for system in Exercise 2.29 (a) (#); (&) are commutative because the table is symmetric about the main diagonal, so postulate 1 (P 1) is satised. (b) For distributivity, we must show that a#(b&c) =(a#b)&(a#c). Let us prove that this postulate is true for the system by perfect induction, as shown in Table 2.2. (c) The additive identity element is 0 since a&0 = 0&a = a. The multiplicative identity element is 2 since a#2 = 2#a = a. (d) For1tohave a complement 1 0 we need 1&1 0 =2and 1#1 0 =0. Consequently, from the table we see that 1 has no complement. Exercise 2.30 Let us call the four elements 0;x;y, and 1 with 0 the additive identity, 1 the multiplicative identity and let x be the complement of y. The corresponding operation tables are

Solutions Manual - Introduction to Digital Design - February 3, 1999 17 + 0 x y 1 0 0 x y 1 x x x 1 1 y y 1 y 1 1 1 1 1 1 * 0 x y 1 0 0 0 0 0 x 0 x 0 x y 0 0 y y 1 0 x y 1 Exercise 2.31 To show that the NAND operator is not associative, that means, ((a:b) 0 :c) 0 6= (a:(b:c) 0 ) 0 we just need to nd a case when the expressions are dierent. Take a = 0, b = 0 and c = 1. For these values we have: ((a:b) 0 :c) 0 = ((0:0) 0 :1) 0 =(1:1) 0 =0 (a:(b:c) 0 ) 0 =(0:(0:1) 0 ) 0 =1 So, the NAND operator is not associative. To show that the NOR operator is not associative, that means, ((a + b) 0 + c) 0 6=(a +(b + c) 0 ) 0 we take a =0,b = 0 and c =1. For these values we have: ((a + b) 0 + c) 0 = ((0 + 0) 0 +1) 0 =0 (a +(b + c) 0 ) 0 = (0 + (0 + 1) 0 ) 0 =(0+0) 0 =1 So, the NOR operator is not associative. Exercise 2.32 Part (a) (i) show that XOR operator is commutative: a b a b b a 0 0 0 0 0 1 1 1 1 0 1 1 1 1 0 0 (ii) show that XOR operator is associative: a (b c) =(a b) c abc a b b c (a b) c a (b c) 000 0 0 0 0 001 0 1 1 1 010 1 1 1 1 011 1 0 0 0 100 1 0 1 1 101 1 1 0 0 110 0 1 0 0 111 0 0 1 1

Solutions Manual - Introduction to Digital Design - February 3, 1999 21 Exercise 2.37 Expr a Expr b Expr c Expr d Expr e x y z x 0 y 0 + xz + xz 0 xy + x 0 y 0 + yz 0 xyz + x 0 y 0 z + x 0 z 0 + xyz 0 y 0 z + x 0 z 0 + xyz x 0 y 0 + x 0 z 0 + xyz 0 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1 0 1 0 1 1 1 1 1 0 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 1 1 0 0 1 0 1 1 0 0 1 1 0 0 1 1 1 1 1 1 1 1 Equivalent expressions: Expr a and Expr d, Expr b and Expr c. Exercise 2.38 (a) E(a; b; c; d) =abc 0 d + ab 0 c + bc 0 d + ab 0 c 0 + acd + a 0 bcd E(a; b; c; d) = c 0 d(ab + b)+ab 0 (c + c 0 )+(a + a 0 b)cd = bc 0 d + ab 0 +(a + b)cd = bd(c + c 0 )+ab 0 + acd = bd + ab 0 + a(b + b 0 )cd = bd(1 + ac)+ab 0 (1 + cd) = ab 0 + bd (b) E(a; b; c; d) =acb + ac 0 d + bc 0 d + a 0 b 0 c 0 + ab 0 c 0 d 0 + bc 0 d E(a; b; c; d) = bc 0 (d + d 0 )+b 0 c 0 (a 0 + ad 0 )+acb + ac 0 d = bc 0 + b 0 c 0 a 0 + b 0 c 0 d 0 + acb + ac 0 d = c 0 (b + b 0 a 0 + b 0 d 0 + ad)+acb = c 0 (b + a 0 + d + d 0 )+acb = c 0 + acb = ab + c 0 Exercise 2.39 f = a 0 b 0 c + a 0 bc 0 + a 0 bc + ab 0 c = m 1 + m 2 + m 3 + m 5 = P m(1; 2; 3; 5) f =(a + b + c)(a 0 + b + c)(a 0 + b 0 + c)(a 0 + b 0 + c 0 )=M 0 + M 4 + M 6 + M 7 = Q M(0; 4; 6; 7) Exercise 2.40 (a) a 0 b + ac + bc = a 0 b(c + c 0 )+a(b + b 0 )c +(a + a 0 )bc = a 0 bc + a 0 bc 0 + abc + ab 0 c + abc + a 0 bc = m 3 + m 2 + m 7 + m 5 + m 7 + m 3 = X m(2; 3; 5; 7) = Y M(0; 1; 4; 6)

Solutions Manual - Introduction to Digital Design - February 3, 1999 23 Exercise 2.42 a) We rst convert to a sum of products [((a + b + a 0 c 0 )c + d) 0 + ab] 0 = = (((a + b + a 0 c 0 )c + d) 0 ) 0 (ab) 0 = ((a + b + a 0 c 0 )c + d)(a 0 + b 0 ) = (ac + bc + d)(a 0 + b 0 ) = a 0 bc + a 0 d + ab 0 c + b 0 d To get the CSP we expand and eliminate repeated minterms In m-notation, = a 0 bc(d + d 0 )+a 0 d(b + b 0 )(c + c 0 )+ab 0 c(d + d 0 )+b 0 d(a + a 0 )(c + c 0 ) = a 0 bcd + a 0 bcd 0 + a 0 bc 0 d + a 0 b 0 cd + a 0 b 0 c 0 d + ab 0 cd + ab 0 cd 0 + ab 0 c 0 d b) We rst get a sum of products E(a; b; c; d) = X m(1; 3; 5; 6; 7; 9; 10; 11) [(w 0 +(xy + xyz 0 +(x + z) 0 ) 0 )(z 0 + w 0 )] 0 = = (w 0 +(xy + xyz 0 + x 0 z 0 ) 0 ) 0 +(z 0 + w 0 ) 0 = (w(xy + xyz 0 + x 0 z 0 )+zw = wxy + wxyz 0 + wx 0 z 0 + wz Now we expand and eliminate repeated minterms In m-notation, = wxy(z + z 0 )+wxyz 0 + wx 0 z 0 (y + y 0 )wz(x + x 0 )(y + y 0 ) = wxyz + wxyz 0 + wx 0 yz 0 + wx 0 y 0 z 0 + wxy 0 z + wx 0 yz + wx 0 y 0 z E(w; x; y; z) = X m(8; 9; 10; 11; 13; 14; 15) Exercise 2.43 (a) E(w; x; y; z) =xyz + yw + x 0 z 0 + xy 0 E(w; x; y; z) = x(yz + y 0 )+yw + x 0 z 0 = x(y 0 + z)+yw + x 0 z 0 = (x(y 0 + z)+yw + x 0 )(x(y 0 + z)+yw + z 0 ) = (y 0 + z + yw + x 0 )(xy 0 + z 0 + xz + yw) = (w + x 0 + y 0 + z)(xy 0 + x + z 0 + yw) = (w + x 0 + y 0 + z)(x + z 0 + yw) = (w + x 0 + y 0 + z)(w + x + z 0 )(x + y + z 0 ) = (x + x 0 + y 0 + z)(w + x + y + z 0 )(w + x + y 0 + z 0 )(w 0 + x + y + z 0 )

Solutions Manual - Introduction to Digital Design - February 3, 1999 27 zero-set(z 1 )=f1; 2; 5; 6; 9; 10; 13; 14; 16; 19; 20; 23; 24; 27; 28; 31g zero-set(z 0 )=f1; 3; 5; 7; 9; 11; 13; 15; 17; 19; 21; 23; 25; 27; 19; 31g Exercise 2.48 (a) A high-level description is Input: x =(x 3 ;x 2 ;x 1 ;x 0 ), and x i 2f0; 1g Output: z 2f0; 1; 2; 3; 4g Function: z = 3X i=0 x i (b) the table for arithmetic function and (c) the table for the switching functions considering binary code for z are shown next: x 3 x 2 x 1 x 0 z 0000 0 0001 1 0010 1 0011 2 0100 1 0101 2 0110 2 0111 3 1000 1 1001 2 1010 2 1011 3 1100 2 1101 3 1110 3 1111 4 x 3 x 2 x 1 x 0 z 2 z 1 z 0 0000 000 0001 001 0010 001 0011 010 0100 001 0101 010 0110 010 0111 011 1000 001 1001 010 1010 010 1011 011 1100 010 1101 011 1110 011 1111 100 The one-sets that correspond to this table are: one-set(z 2 )=f15g one-set(z 1 )=f3; 5; 6; 7; 9; 10; 11; 12; 13; 14g one-set(z 0 )=f1; 2; 4; 7; 8; 11; 13; 14g Exercise 2.49 (a) Inputs: x; y where x; y 2f0; 1; 2; 3g Output: z 2f0; 1; 2; 3; 4; 6; 9g Function: z = x y (b) The table for the arithmetic function is