ATmega16M1/32M1/32C1/64M1/64C1

Similar documents
ATtiny87/ATtiny167. Appendix A - ATtiny87/ATtiny167 Automotive Specification at 150 C DATASHEET. Description

Atmel ATtiny87/ATtiny167

ATmega88/168 Automotive

ATtiny bit AVR Microcontroller with 16K Bytes In-System Programmable Flash DATASHEET APPENDIX B. Appendix B ATtiny1634 Specification at 125 C

8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash. ATtiny25 ATtiny25V. Appendix B. Appendix B ATtiny25/V Specification at +125 C

Low-voltage and Standard-voltage Operation. User-selectable Internal Organization. 1K: 64 x 16

Interval and Wipe/Wash Wiper Control IC with Delay U641B

TC7WB66CFK,TC7WB66CL8X TC7WB67CFK,TC7WB67CL8X

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

TC74HC155AP, TC74HC155AF

4-bit magnitude comparator

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

TC4028BP, TC4028BF TC4028BP/BF. TC4028B BCD-to-Decimal Decoder. Pin Assignment TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

3.3 V 64K X 16 CMOS SRAM

8-bit binary counter with output register; 3-state

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

TC74VCX14FT, TC74VCX14FK

The 74LV08 provides a quad 2-input AND function.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM6N15FE

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

N-Channel 8 V (D-S) MOSFET

2-input EXCLUSIVE-OR gate

STM1831. Voltage detector with sense input and external delay capacitor. Features. Applications

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

SY10/100EL11V. General Description. Precision Edge. Features. Pin Names. 5V/3.3V 1:2 Differential Fanout Buffer. Revision 10.0

74HC153-Q100; 74HCT153-Q100

5.0 V 256 K 16 CMOS SRAM

NLSV2T Bit Dual-Supply Inverting Level Translator

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

P D = 5 W / 6 W Transient Voltage Suppressor. Description. Package SZ-10. Features. Selection Guide. Applications. Typical Application

4-bit dual-supply buffer/level translator; 3-state

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

The 74LV08 provides a quad 2-input AND function.

7-stage binary ripple counter

P D = 5 W Transient Voltage Suppressor. Package. Description. Features. Applications. Typical Application. (1) (2) (1) Cathode (2) Anode

Replacing ATA5567/T5557/ TK5551 with ATA5577. Application Note. Replacing ATA5567/T5557/TK5551 with ATA5577

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

4-bit dual-supply buffer/level translator; 3-state

TC7SZ126F TC7SZ126F. 1. Functional Description. 2. Features. 3. Packaging Rev.3.0. Start of commercial production

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74AVC General description. 2 Features and benefits. 1-to-4 fan-out buffer

Small Absolute Pressure Sensor

74HC151-Q100; 74HCT151-Q100

3.3 V 256 K 16 CMOS SRAM

5 V 64K X 16 CMOS SRAM

SPECIFICATIONS (T J = 25 C, unless otherwise noted)

P D = 5 W / 6 W Transient Voltage Suppressor. Package SZ-10. Description. Features. Selection Guide. Applications. Typical Application

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

INT RST TEMP RANGE PIN- PACKAGE TOP MARK PKG CODE PART. -40 C to +125 C -40 C to +125 C 16 QSOP E16-4 MAX7323AEE+ 16 TQFN-EP* 3mm x 3mm MAX7323ATE+

Optocoupler, Photodarlington Output, High Gain, With Base Connection

74AC00, 74ACT00 Quad 2-Input NAND Gate

MOC8101, MOC8102, MOC8103, MOC8104, MOC8105 Optocoupler, Phototransistor Output, no Base Connection

The 74HC21 provide the 4-input AND function.

AN922 Application note

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM6N44FE. DC I D 100 ma Pulse I DP 200

SN74LS132MEL. Quad 2 Input Schmitt Trigger NAND Gate LOW POWER SCHOTTKY

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7SG02FU IN A GND

5-stage Johnson decade counter

LOW POWER SCHOTTKY. ESD > 3500 Volts. GUARANTEED OPERATING RANGES ORDERING INFORMATION V CC 8 7 GND

74HC597-Q100; 74HCT597-Q100

HEF4024B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 7-stage binary counter

74HC109-Q100; 74HCT109-Q100

N-channel TrenchMOS logic level FET

Order codes Part numbers DPAK (tape and reel) PPAK (tape and reel)

Powered-off Protection, 6, 1.8 V to 5.5 V, SPDT Analog Switch (2:1 Multiplexer)

74HC132-Q100; 74HCT132-Q100

5-V Low Drop Voltage Regulator TLE 4290

Dual N-channel field-effect transistor. Two N-channel symmetrical junction field-effect transistors in a SOT363 package.

April 2004 AS7C3256A

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

SN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY

Three-wire Serial EEPROM AT93C46D

74LVC1G125-Q100. Bus buffer/line driver; 3-state

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

The 74LV32 provides a quad 2-input OR function.

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge

SN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS

HEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop

Small Signal Fast Switching Diode

74HC280; 74HCT bit odd/even parity generator/checker

V N (8) V N (7) V N (6) GND (5)

Aluminum Capacitors SMD (Chip) Long Life Vertical

The 74LVC1G02 provides the single 2-input NOR function.

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

The 74AXP1G04 is a single inverting buffer.

74HC30-Q100; 74HCT30-Q100

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

TOSHIBA Field-Effect Transistor Silicon N Channel MOS Type (U-MOSⅣ) SSM6N7002BFU. DC I D 200 ma Pulse I DP 800

IX4340NE. Automotive Grade 5-Ampere, Dual Low-Side MOSFET Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications

Derating of the MOSFET Safe Operating Area Outline:

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74AHC1G00; 74AHCT1G00

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

Through Hole Transformers, Pulse, Trigger Type

Low-power dual Schmitt trigger inverter

74AVC20T245-Q General description. 2. Features and benefits

Transcription:

ATmega16M1/32M1/32C1/64M1/64C1 Appendix A - Atmel ATmega16M1/ATmega32M1/ ATmega32C1/ATmega64M1/ATmega64C1 Automotive Specification at 150 C DATASHEET Description This document contains information specific to devices operating at temperatures up to 150 C. Only deviations are covered in this appendix, all other information can be found in the complete Automotive datasheet. The complete Automotive datasheet can be found on http://www.atmel.com 7781F-AVR-07/14

1. Electrical Characteristics 1.1 Absolute Maximum Ratings Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Parameters Test Conditions Unit Operating temperature 55 to +150 C Storage temperature 65 to +175 C Voltage on any pin except RESET with respect to ground 0.5 to V CC +0.5 V Voltage on RESET with respect to ground 0.5 to +13.0 V Maximum operating voltage 6.0 V DC current per I/O pin DC current V CC and GND 30 200.0 ma 1.2 DC Characteristics T A = 40 C to +150 C, V CC = 4.5V to 5.5V (unless otherwise noted) Parameters Test Conditions Symbol Min. Typ. Max. Unit Input low voltage, except XTAL1 and RESET pin Input high voltage, except XTAL1 and RESET pins Input low voltage, XTAL1 pin Input high voltage, XTAL1 pin Input low voltage, RESET pin Input high voltage, RESET pin Input low voltage, RESET pin as I/O V CC = 4.5V to 5.5V V IL 0.5 (1) +0.2V CC V V CC = 4.5V to 5.5V V IH (2) 0.6V CC V CC + 0.5 V V CC = 4.5V to 5.5V V IL1 0.5 (1) +0.1V CC V V CC = 4.5V to 5.5V V IH1 (2) 0.8V CC V CC + 0.5 V V CC = 4.5V to 5.5V V IL2 0.5 (1) +0.2V CC V V CC = 4.5V to 5.5V V IH2 (2) 0.9V CC V CC + 0.5 V V CC = 4.5V to 5.5V V IL3 0.5 (1) +0.2V CC V Input high voltage, RESET pin as I/O V CC = 4.5V to 5.5V V IH3 (2) 0.8V CC V CC + 0.5 V Notes: 1. Max means the highest value where the pin is guaranteed to be read as low 2. Min means the lowest value where the pin is guaranteed to be read as high 3. Although each I/O port can sink more than the test conditions (20mA at V CC = 5V) under steady state conditions (nontransient), the following must be observed: 1] The sum of all IOL, for all ports, should not exceed 400mA. 2] The sum of all IOL, for ports C0 - C5, should not exceed 200mA. 3] The sum of all IOL, for ports C6, D0 - D4, should not exceed 300mA. 4] The sum of all IOL, for ports B0 - B7, D5 - D7, should not exceed 300mA. If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test condition. 4. For temperature range +125 C to +150 C only. For 40 C to +125 C, refer to ATmega16M1/ATmega16M1/32M1/32C1/64M1/64C1/ATA8888/ATmega64M1/ATmega64C1 Automotive datasheet. 2

1.2 DC Characteristics (Continued) T A = 40 C to +150 C, V CC = 4.5V to 5.5V (unless otherwise noted) Parameters Test Conditions Symbol Min. Typ. Max. Unit Output low voltage (3), I/O pin except RESET Output high voltage (4), I/O pin except RESET Output high voltage (reset pin) Input leakage current I/O pin Input leakage current I/O pin I OL = 10mA, V CC = 5V V OL 0.8 V I OH = 10mA, V CC = 5V V OH 4.1 V I OH = 0.6mA, V CC = 5V V OH3 3 V V CC = 5.5V, pin low (absolute value) V CC = 5.5V, pin high (absolute value) I IL 1 µa I IH 1 µa Reset pull-up resistor R RST 30 200 k I/O pin pull-up resistor R PU 20 50 k Power supply current (4) Power-down mode Analog comparator Input leakage current Active 16MHz, V CC = 5V, External clock, PRR = 0xFF, I CC 14 30 ma Idle 16MHz, V CC = 5V, External clock I CC IDLE 5.5 15 ma WDT enabled, V CC = 5V 80 330 µa I CC PWD WDT disabled, V CC = 5V 70 310 µa V CC = 5V V in = V CC /2 I ACLK 200 +200 na Notes: 1. Max means the highest value where the pin is guaranteed to be read as low 2. Min means the lowest value where the pin is guaranteed to be read as high 3. Although each I/O port can sink more than the test conditions (20mA at V CC = 5V) under steady state conditions (nontransient), the following must be observed: 1] The sum of all IOL, for all ports, should not exceed 400mA. 2] The sum of all IOL, for ports C0 - C5, should not exceed 200mA. 3] The sum of all IOL, for ports C6, D0 - D4, should not exceed 300mA. 4] The sum of all IOL, for ports B0 - B7, D5 - D7, should not exceed 300mA. If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test condition. 4. For temperature range +125 C to +150 C only. For 40 C to +125 C, refer to ATmega16M1/ATmega16M1/32M1/32C1/64M1/64C1/ATA8888/ATmega64M1/ATmega64C1 Automotive datasheet. 3

1.3 ADC Characteristics in Single-ended Mode T A = 40 C to +150 C, V CC = 4.5V to 5.5V (unless otherwise noted) Parameters Test Conditions Symbol Min Typ Max Unit Resolution Single ended, Temp = 40 C to 150 C 10 Bit Absolute accuracy V CC =5V, 3.2 6.0 ADC clock = 1MHz TUE V CC =5V, 3.2 6.0 Integral Non Linearity V CC =5V, 0.7 3.0 ADC clock = 1MHz INL V CC =5V, 0.8 3.0 Differential Non Linearity V CC =5V, 0.5 1.5 ADC clock = 1MHz DNL V CC =5V, 0.6 1.5 Gain error V CC =5V, ADC clock = 1MHz 10.0 5.0 +0.0 V CC =5V, 10.0 5.0 +0.0 Offset error V CC =5V, ADC clock = 1MHz 2.0 +2.5 +6.0 V CC =5V, 2.0 +2.5 +6.0 Reference voltage V REF 2.56 AVCC V 1.4 ADC Characteristics in Differential Mode T A = 40 C to +150 C, V CC = 4.5V to 5.5V (unless otherwise noted) Parameters Test Conditions Symbol Min Typ Max Unit Differential conversion, gain = 5x, Temp = 40 C to 150 C 8 Resolution Differential conversion, gain = 10x, Temp = 40 C to 150 C Differential conversion, gain = 20x, Temp = 40 C to 150 C 8 8 Bit Differential conversion, gain = 40x, Temp = 40 C to 150 C 8 4

1.4 ADC Characteristics in Differential Mode (Continued) T A = 40 C to +150 C, V CC = 4.5V to 5.5V (unless otherwise noted) Parameters Test Conditions Symbol Min Typ Max Unit Gain = 5x, 10x, V CC =5V, 1.5 3.5 Absolute accuracy Gain = 20x, V CC =5V, TUE 1.5 4.0 Gain = 40x, V CC =5V, 1.5 6.0 Gain = 5x, 10x, V CC =5V, 0.1 1.5 Integral non linearity Gain = 20x, V CC =5V, INL 0.2 2.5 Gain = 40x, V CC =5V, 0.7 4.5 Gain = 5x, 10x, V CC =5V, 0.1 1.5 Differential non linearity Gain = 20x, V CC =5V, DNL 0.2 2.0 Gain = 40x, V CC =5V, 0.3 4.0 Gain = 5x, 10x, V CC =5V, 3.0 +3.0 Gain error Gain = 20x, 40x, V CC =5V, V Ref = 2.56V, 3.0 +3.0 Gain = 5x, 10x, V CC =5V, 3.0 +3.0 Offset error Gain = 20x, 40x, V CC =5V, V Ref = 2.56V, 4.0 +4.0 Reference voltage V REF 2.56 AVCC 0.5 V 1.5 Memory Endurance EEPROM endurance: 50,000 Write/Erase cycles. Flash endurance: 10,000 Write/Erase cycles. 5

2. Grade 0 Qualification The ATmega16M1/ATmega16M1/32M1/32C1/64M1/64C1/ATA8888/ATmega64M1/ATmega64C1 has been developed and manufactured according to the most stringent quality assurance requirements of ISO-TS-16949 and verified during product qualification as per AEC-Q100 grade 0. AEC-Q100 qualification relies on temperature accelerated stress testing. High temperature field usage however may result in less significant stress test acceleration. In order to prevent the risk that ATmega16M1/ATmega16M1/32M1/32C1/64M1/64C1/ATA8888/ATmega64M1/ATmega64C1 lifetime would not satisfy the application end-of-life reliability requirements, Atmel has extended the testing, whenever applicable (high temperature operating life test, high temperature storage life, data retention, thermal cycles), far beyond the AEC-Q100 requirements. Thereby, Atmel verified the ATmega16M1/ATmega16M1/32M1/32C1/64M1/64C1/ATA8888/ATmega64M1/ATmega64C1 has a long safe lifetime period after the grade 0 qualification acceptance limits. The valid domain calculation depends on the activation energy of the potential failure mechanism that is considered. Therefore any temperature mission profile which could exceed the AEC-Q100 equivalence domain shall be submitted to Atmel for a thorough reliability analysis Figure 2-1. AEC-Q100 Lifetime Equivalence 1000000 100000 10000 Hours 1000 100 10 1 0 20 40 60 80 100 120 140 160 Temperature ( C) HTOL 0,59eV HTSL 0,45eV 6

3. Ordering Information Table 3-1. ATmega16/32/64/M1/C1 Ordering Code Speed is 16MHz and Power Supply is 4.5V to 5.5V for all devices. Operating range is the same for all devices too. Speed (MHz) Power Supply Ordering Code Package (1) Operation Range 16 (2) 4.5V to 5.5V ATmega16M1-15MD PV 16 (2) 4.5V to 5.5V ATmega16M1-15AD MA 16 (2) 4.5V to 5.5V ATmega16M1/32M1/32C1/64M 1/64C1-ESMD PV Engineering samples 16 (2) 4.5V to 5.5V ATmega16M1/32M1/32C1/64M 1/64C1-ESAD MA Engineering samples 16 (2) 4.5V to 5.5V 16 (2) 4.5V to 5.5V ATmega16M1/32M1/32C1/64M 1/64C1-15MD ATmega16M1/32M1/32C1/64M 1/64C1-15AD 16 (2) 4.5V to 5.5V ATA8888-15MD PV 16 (2) 4.5V to 5.5V ATA8888-15AD MA Notes: 1. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also halide free and fully green. 2. For speed versus V cc, see complete datasheet. PV MA 16 (2) 4.5V to 5.5V ATmega64M1-ESMD PV Engineering samples 16 (2) 4.5V to 5.5V ATmega64M1-ESAD MA Engineering samples 16 (2) 4.5V to 5.5V ATmega64C1-ESMD PV Engineering samples 16 (2) 4.5V to 5.5V ATmega64C1-ESAD MA Engineering samples 16 (2) 4.5V to 5.5V ATmega64M1-15MD PV 16 (2) 4.5V to 5.5V ATmega64M1-15AD MA 16 (2) 4.5V to 5.5V ATmega64C1-15MD PV 16 (2) 4.5V to 5.5V ATmega64C1-15AD MA 7

4. Package Information Table 4-1. Package Types Package Type PV MA 32-lead, 7.0mm 7.0mm body, 0.65mm pitch, quad flat no lead package (QFN) MA, 32 - lead, 7mm 7mm body size, 1.0mm body thickness 0.8mm lead pitch, thin profile plastic quad flat package (TQFP) 8

Figure 4-1. PV N D A J 0.30 1 DIA. TYP. LASER MARKING E SEATING PLANE Top View D2 b D2/2 C 0.080 C Side View DRAWINGS NOT SCALED COMMON DIMENSIONS IN MM SYMBOL MIN. NOM. MAX. NOTES E2/2 A 0.80 0.90 1.00 J 0.00 0.02 0.05 D/E 7.00 BSC E2 D2/E2 4.40 4.50 4.60 N 32 PIN1 ID e 0.65 BSC 1 L 0.50 0.60 0.70 L b 0.25 0.30 0.37 N e See Options A, B, C Bottom View Option A Option B Option C 1 1 1 N N N Pin 1# Chamfer (C 0.30) Pin 1# Notch (0.20 R) Pin 1# Triangle Compliant JEDEC Standard MO-220 Variation VKKC Package Drawing Contact: packagedrawings@atmel.com TITLE PV, 32-Lead 7.0x7.0mm Body, 0.65mm Pitch Quad Flat No Lead Package (QFN) 07/26/07 GPC DRAWING NO. REV. PV F 9

Figure 4-2. MA 32 D1 Drawings not scaled A A2 A1 1 e E1 L Top View 0 ~7 C Side View D COMMON DIMENSIONS (Unit of Measure = mm) b Bottom View E Symbol A A1 A2 D/E D1/E1 C L b e n MIN NOM MAX NOTE 0.05 0.95 8.75 6.90 7.00 0.09 0.45 0.30 0.80 TYP. 32 1.20 0.15 1.00 1.05 9.00 9.25 7.10 0.20 0.75 0.45 2 Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MS-026, Variation ABA. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch. 3. Lead coplanarity is 0.10mm maximum. Package Drawing Contact: packagedrawings@atmel.com TITLE MA, 32 Lds - 0.80mm Pitch, 7x7x1.00mm Body size Thin Profile Plastic Quad Flat Package (TQFP) 02/29/12 GPC DRAWING NO. REV. AUT MA C 10

5. Revision History Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document. Revision No. 7781F-AVR-07/14 7781E-AVR-03/12 7781D-AVR-01/10 7781C-AVR-04/09 History Put datasheet in the latest template Package MA updated Section 1.2 DC Characteristics on page 3 changed DC characteristics updated ADC characteristics updated Memory endurance added Ordering code added 7781B-AVR-05/08 Added AEC-Q100 lifetime equivalence graph, page 4 7781A-AVR-03/08 Document creation 11

X X X X X X Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA T: (+1)(408) 441.0311 F: (+1)(408) 436.4200 www.atmel.com 2014 Atmel Corporation. / Rev.: Atmel, Atmel logo and combinations thereof, Enabling Unlimited Possibilities, AVR, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others. DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ( Safety-Critical Applications ) without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.

2024 © sciencedocbox.com Privacy Policy | Terms of Service | Feedback