! Inverter Power. ! Dynamic Characteristics. " Delay ! P = I V. ! Tricky part: " Understanding I. " (pairing with correct V) ! Dynamic current flow:

Similar documents
ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: CMOS Inverter: Visual VTC. Review: CMOS Inverter: Visual VTC

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Midterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

! Energy Optimization. ! Design Space Exploration. " Example. ! P tot P static + P dyn + P sc. ! Steady-State: V in =V dd. " PMOS: subthreshold

! Dynamic Characteristics. " Delay

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Restore Output. Pass Transistor Logic. How compare.

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Total Power. Energy and Power Optimization. Worksheet Problem 1

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter

EEC 118 Lecture #5: CMOS Inverter AC Characteristics. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

ECE321 Electronics I

THE INVERTER. Inverter

The Physical Structure (NMOS)

Digital Microelectronic Circuits ( ) Ratioed Logic. Lecture 8: Presented by: Mr. Adam Teman

EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania

EE5311- Digital IC Design

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

Lecture 11 VTCs and Delay. No lab today, Mon., Tues. Labs restart next week. Midterm #1 Tues. Oct. 7 th, 6:30-8:00pm in 105 Northgate

CMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)

EE115C Digital Electronic Circuits Homework #4

University of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA

Lecture 14 - Digital Circuits (III) CMOS. April 1, 2003

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

5.0 CMOS Inverter. W.Kucewicz VLSICirciuit Design 1

Check course home page periodically for announcements. Homework 2 is due TODAY by 5pm In 240 Cory

High-to-Low Propagation Delay t PHL

Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

The CMOS Inverter: A First Glance

EECS 141: FALL 05 MIDTERM 1

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

EE5311- Digital IC Design

Digital Microelectronic Circuits ( )

Practice 7: CMOS Capacitance

Pass-Transistor Logic

ENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS

CMOS Inverter (static view)

Integrated Circuits & Systems

Digital Integrated Circuits

EEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

The CMOS Inverter: A First Glance

2007 Fall: Electronic Circuits 2 CHAPTER 10. Deog-Kyoon Jeong School of Electrical Engineering

ECE 342 Electronic Circuits. Lecture 35 CMOS Delay Model

Homework Assignment No. 1 - Solutions

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

The Inverter. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic

ECE 342 Solid State Devices & Circuits 4. CMOS

EEE 421 VLSI Circuits

Chapter 3-7. An Exercise. Problem 1. Digital IC-Design. Problem. Problem. 1, draw the static transistor schematic for the function Q = (A+BC)D

EEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

MOS Transistor Theory

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EE 434 Lecture 33. Logic Design

DC and Transient Responses (i.e. delay) (some comments on power too!)

EEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation

Lecture 12 Circuits numériques (II)

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

Delay and Power Estimation

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: 1st Order RC Delay Models. Review: Two-Input NOR Gate (NOR2)

CMOS scaling rules Power density issues and challenges Approaches to a solution: Dimension scaling alone Scaling voltages as well

Power Dissipation. Where Does Power Go in CMOS?

MOSFET: Introduction

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Dynamic operation 20

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

EE141. Administrative Stuff

Properties of CMOS Gates Snapshot

VLSI Design and Simulation

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

Digital Microelectronic Circuits ( ) The CMOS Inverter. Lecture 4: Presented by: Adam Teman

Chapter 5. The Inverter. V1. April 10, 03 V1.1 April 25, 03 V2.1 Nov Inverter

Integrated Circuits & Systems

Digital Integrated Circuits A Design Perspective

DC & Transient Responses

Lecture 4: CMOS review & Dynamic Logic

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias

ECE 546 Lecture 10 MOS Transistors

Digital Integrated Circuits 2nd Inverter

ENEE 359a Digital VLSI Design

Digital Integrated Circuits A Design Perspective

EE 330 Lecture 39. Digital Circuits. Propagation Delay basic characterization Device Sizing (Inverter and multiple-input gates)

MOSFET and CMOS Gate. Copy Right by Wentai Liu

EE213, Spr 2017 HW#3 Due: May 17 th, in class. Figure 1

CHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model

Static CMOS Circuits

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Name: Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015

Integrated Circuits & Systems

Lecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 20, 2003

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

Transcription:

ESE 570: Digital Integrated ircuits and LSI Fundamentals Lecture Outline! Inverter Power! Dynamic haracteristics Lec 10: February 15, 2018 MOS Inverter: Dynamic haracteristics " Delay 3 Power Inverter Power! P = I! Tricky part: " Understanding I " pairing with correct ) 5 Static urrent Switching urrents! P = I static DD! Dynamic current flow:! If both transistor on: " urrent path from dd to Gnd " Short circuit current 6 7 1

urrents Summary! I changes over time! At least two components " I static no switching " I switch when switching " and I sc Switching Dynamic Power LK φ ramp_enable RAMP 8 9 Switching urrents harging! I total t) = I static t)i switch t)! I switch t) = I sc t) t)! t) why is it changing? " I ds = f ds, gs ) " and gs, ds changing I sc I static I DS ν sat OX GS T DSAT 2 ) " ) I DS = µ n OX L GS T ) DS 2, DS 2-10 11 Switching Energy focus on t) Switching Energy focus on t) I sc I static E = Pt) = It) dd = dd It) 12 13 2

Switching Energy Switching Energy! Do we know what this is?! Do we know what this is? t) Q = t) E = Pt) = It) dd = dd It) E = Pt) = It) dd = dd It) 14 15 Switching Energy Switching Energy! Do we know what this is?! Do we know what this is? Q = t) Q = t)! hat is Q? E = Pt) = It) dd = dd It)! hat is Q? E = Pt) = It) dd = dd It) Q = = It) 16 17 Switching Energy Switching Power! Do we know what this is? Q =! hat is Q? E = Pt) = It) dd = dd It) t) Q = = E = dd 2 It) apacitor charging energy! Every time output switches 01 pay: " E = 2! P dyn = 01 trans) 2 / time! 01 trans = ½ of transitions! P dyn = trans) ½ 2 / time 18 19 3

Short ircuit Power Switching! Between TN and dd - TP " Both N and P devices conducting Short ircuit Power 20 21 Short ircuit Power Peak urrent! Between TN and dd - TP " Both N and P devices conducting! Roughly:! I peak around dd /2 " If TN = TP and sized equal rise/fall I DS ν sat OX GS T DSAT 2 ) I sc in dd-thp thn dd in dd-thp thn dd time time dd Isc dd Isc out tsc tsc time 22 out tsc tsc time 23 Peak urrent Peak urrent! I peak around dd /2 " If TN = TP and sized equal rise/fall I DS ν sat OX GS T DSAT 2 ) It) I t 1 peak sc 2 ) in dd dd-thp thn time dd Isc! I peak around dd /2 " If TN = TP and sized equal rise/fall I DS ν sat OX GS T DSAT 2 ) It) I t 1 peak sc 2 ) E = dd I peak t sc 1 in 2 dd dd-thp thn time dd Isc out tsc tsc time 24 out tsc tsc time 25 4

Short ircuit Energy! Make it look like a capacitance, S " Q=I t " Q= " " E = dd I peak t sc 1 2 Short ircuit Energy! Every time switch 01 and 10) " Also dissipate short-circuit energy: E = 2 " Different = sc " cs fake capacitance for accounting) E = dd Q S E = dd S dd ) = S 2 dd S = I peak t sc 2 dd 26 27 Inverter Delay Dynamic haracteristics! aused by charging and discharging the capacitive " hat is the? 28 29 Inverter Delay Inverter Delay 30 31 5

Inverter Delay Inverter Delay gb = gbn gbp = dbn dbp gdn gdp int gb Usually db >> gd sb >> gs dbn dbp int gb 32 33 Inverter Delay Propogation Delay Definitions n = fan-out 1 DD 0 t DD 0 dbn dbp int n gb 34 50 = DD /2 35 Propogation Delay Definitions Propogation Delay Definitions t 36 37 6

Rise/Fall Times MOS Inverter Dynamic Performance! ANALYSIS OR SIMULATION): For a given MOS inverter schematic and, estimate or measure) the propagation delays! DESIGN: For given specs for the propagation delays and, determine the MOS inverter schematic METHODS: 1 Average urrent Model Δ HL = OH 50 Δ LH I avg,lh = 50 OL I avg,lh Assume in ideal 38 39 MOS Inverter Dynamic Performance MOS Inverter Dynamic Performance! ANALYSIS OR SIMULATION): For a given MOS inverter schematic and, estimate or measure) the propagation delays! DESIGN: For given specs for the propagation delays and, determine the MOS inverter schematic! ANALYSIS OR SIMULATION): For a given MOS inverter schematic and, estimate or measure) the propagation delays! DESIGN: For given specs for the propagation delays and, determine the MOS inverter schematic METHODS: 2 Differential Equation Model METHODS: 3 1 st Order R delay Model i = d out d = out i 069 R n or Assume in ideal 069 R p Assume in ideal 40 41 alculation of Propagation Delays Method 1 Average urrent Model Δ HL = OH 50 Δ LH I avg,lh = 50 OL I avg,lh 43 7

alculation of Propagation Delays alculation of Propagation Delays Δ HL = OH 50 Δ HL = OH 50 Δ LH I avg,lh = 50 OL I avg,lh Δ LH I avg,lh = 50 OL I avg,lh 44 45 alculation of Rise/Fall Times alculation of Rise/Fall Times τ fall Δ 90 10 I avg,90 10 = 90 10 I avg,90 10 τ fall Δ 90 10 I avg,90 10 = 90 10 I avg,90 10 τ rise Δ 10 90 I avg,10 90 = 90 10 I avg,10 90 τ rise Δ 10 90 I avg,10 90 = 90 10 I avg,10 90 46 47 alculation of Rise/Fall Times τ fall Δ 90 10 I avg,90 10 = 90 10 I avg,90 10 τ rise Δ 10 90 I avg,10 90 = 90 10 I avg,10 90 Method 2 Differential Equation Model 48 8

alculating Propagation Delays ase 1: in Abruptly Rises - Assume in is an ideal pulse-input Two ases 1 in abruptly rises => out falls => 2 in abruptly falls => out rises => i DP - i Dn 50 51 ase 1: in Abruptly Rises - ase 1: in Abruptly Rises - 52 53 ase 1: in Abruptly Rises - ase 1: in Abruptly Rises - out = DD T0n 54 55 9

ase 1: in Abruptly Rises - ase 1: in Abruptly Rises - d out i Dn d out i Dn d = out i Dn = t=t 50 out= DD /2 = t=t 0 out= DD 1 ) d out i Dn = 1 DD /2 1 ) d out ) i Dn DD T 0 n i Dn DD T 0 n DD d out out = DD T0n d = out i Dn = t=t 50 out= DD /2 = t=t 0 out= DD 1 ) d out i Dn = 1 DD /2 1 ) d out ) i Dn DD T 0 n i Dn DD T 0 n DD d out out = DD T0n 56 t 0 t 1 t 1 t 50 57 ase 1: in Abruptly Rises - ase 1: in Abruptly Rises - saturation linear saturation linear t 0 t 1 t 1 t 50 DD T 0 n " 1 DD /2 " 1 = d out DD i Dn DD T 0 n i Dn d out out = DD T0n t 0 t 1 t 1 t 50 DD T 0 n " 1 DD /2 " 1 = d out DD i Dn DD T 0 n i Dn d out out = DD T0n saturation: i Dn = 2 in )2,sat = DD T 0 n DD " 1 2 DD )2 DD T 0 n d out,sat = d 2 out DD DD )2 2,sat = ) 2 58 ) linear: i Dn = 2 ) 2 in out out " DD /2 1,lin = DD T 0 n 2 2 ) 2 DD out out ),lin = 2 " DD /2 1 k DD n 2 ) out 2 T 0 n out ),lin = 2 1 2 ) ln " out 2 ) out ) d out d out out= DD /2 out= DD T 0 n 59 ase 1: in Abruptly Rises - ase 1: in Abruptly Rises -,lin = 2 1 2 ) ln out 2 ) out ),lin = ) ln 2 ) DD 2 2 out= DD /2 out= DD T 0 n saturation linear t 0 t 1 t 1 t 50 DD T 0 n " 1 DD /2 " 1 = d out DD i Dn DD T 0 n i Dn d out out = DD T0n 2,sat = τ ) 2 PHL,lin = ) ln " 2 ) DD 2 DD 2 2 = ) 2 ) ln " 2 ) DD 2 DD 2 60 61 10

ase 1: in Abruptly Rises - ase 1: in Abruptly Rises - saturation linear t 0 t 1 t 1 t 50 DD T 0 n " 1 DD /2 " 1 = d out DD i Dn DD T 0 n i Dn 2,sat = ) 2 d out,lin = ) ln " 2 ) 2 DD DD DD 2 out = DD T0n 1 ) 2 = ) ) ln 2 ), 2 - Recall from static MOS Inverter: th = 1 DD ) 2 = ) 2 ) ln " 2 ) 2 DD DD DD 2 R n DESIGN: 1) th k R ; 2) ; 3) k R 1 ) 2 = ) ) ln 2 ), 2-62 63 k R 1 1 k R k R = 2 " DD th th ase 1: in Abruptly Rises - Differential Model Approximation 1 ) 2 = ) ) ln 2 ), DD 2 - Recall from static MOS Inverter: th = 1 DD ) k R 1 1 k R k R = 2 " DD th th DESIGN: 1) th k R ; 2) ; 3) k R 1) th k R ; 2) ; 3) k R 64 1 ) 2 = ) ) ln 2 ), 2 - saturation linear t 0 t 1 t 1 t 50 DD T 0 n " 1 DD /2 " 1 = d out DD i Dn DD T 0 n i Dn Δ is less than 10 65 d out Approximate by assuming in saturation: DD /2 1 DD /2 DD i d out = Dn,sat DD 2 DD )2 DD ) R n 2 d out Differential Model Approximation Example 1: 1 ) 2 = ) ) ln 2 ), 2 - Δ is less than 10 saturation linear t 0 t 1 t 1 t 50 DD T 0 n " 1 DD /2 " 1 = d out DD i Dn DD T 0 n i Dn d out Approximate by assuming in velocity saturation: DD /2 1 DD i d out Dn,vsat dsat Lv sat µ n DD /2 = v sat OX DD d DD - out dsat, 2 / DD 2v sat OX DD R n dsat 2 66! onsider a MOS inverter with =1pF and DD =5 The nmos transistor has T0n =1 and =625uA/ 2! Assume in is an ideal step pulse with instant rise/ fall times alculate the delay time necessary for the inverter output to fall from its initial value of 5 to 25 1 ) 2 = ) ) ln 2 ), 2-67 11

Example 1: Example 1:! onsider a MOS inverter with =1pF and DD =5 The nmos transistor has T0n =1 and =625uA/ 2! Assume in is an ideal step pulse with instant rise/ fall times alculate the delay time necessary for the inverter output to fall from its initial value of 5 to 25 1 ) 2 = ) ) ln 2 ), 2 - =1 10 12 1 ) 2 25 1), ln 1 625 10 6 )5 1) 5 1) 25 - = 052ns 1 ) 2 = ) ) ln 2 ), DD 2 - =1 10 12 1 ) 2 25 1), ln 1 625 10 6 )5 1) 5 1) 25 - = 052ns Approximate by assuming in saturation: DD ) R n 2 68 69 Example 1: Example 2: 1 ) 2 = ) ) ln 2 ), DD 2 - =1 10 12 1 ) 2 25 1), ln 1 625 10 6 )5 1) 5 1) 25 - = 052ns Approximate by assuming in saturation:! onsider a MOS inverter with =1pF and DD =5 The nmos transistor has T0n =1, k n =20uA/ 2, and /L=10! Use the average current method to calculate the fall time Assume OH = DD, and OL =0 DD ) R n 2 1 10 12 5) 625 10 6 5 1) = 05ns 2 Δ < 3 Usefull equations: Δ τ fall 90 10 = 90 10 I = k n D,sat 2 L GS ) 2 I avg,90 10 I avg,90 10 I D,lin = k n 2 L 2 GS ) DS 2 DS ) 70 71 Example 2: Example 2:! onsider a MOS inverter with =1pF and DD =5 The nmos transistor has T0n =1, k n =20uA/ 2, and /L=10! Use the average current method to calculate the fall time Assume OH = DD, and OL =0! onsider a MOS inverter with =1pF and DD =5 The nmos transistor has T0n =1, k n =20uA/ 2, and /L=10! Use the average current method to calculate the fall time Assume OH = DD, and OL =0 = 1 [ 2 i c in = OH, out = 90 ) i c in = OH, out = 10 )] = 1 [ 2 i c in = OH, out = 90 ) i c in = OH, out = 10 )] = 1 2 [ i = 5, = 45 ) i = 5, = 05 )] c in out c in out = 1 2 [ i = 5, = 45 ) i = 5, = 05 )] c in out c in out = 1 " k n 2 2 L in ) 2 k n 2 L 2 in ) out 2 out ) = 1 " 20 10 6 10) 5 1) 2 20 10 6 10) 2 5 1)05) 05) 2 ) 2 2 2 = 0988mA = 1 " k n 2 2 L in ) 2 k n 2 L 2 in ) out 2 out ) = 1 " 20 10 6 10) 5 1) 2 20 10 6 10) 2 5 1)05) 05) 2 ) 2 2 2 = 0988mA 72 73 12

Example 2: Example 2:! onsider a MOS inverter with =1pF and DD =5 The nmos transistor has T0n =1, k n =20uA/ 2, and /L=10! Use the average current method to calculate the fall time Assume OH = DD, and OL =0! onsider a MOS inverter with =1pF and DD =5 The nmos transistor has T0n =1, k n =20uA/ 2, and /L=10! Use the differential equation method to calculate the fall time Assume OH = DD, and OL =0 = 0988mA Usefull equations: τ fall Δ 90 10 I avg,90 10 = 90 10 I avg,90 10 12 45 05 τ fall 1 10 = 4ns 3 0988 10 i = d out i d,sat = 1 2 k n i d,lin = 1 2 k n d = out i L GS ) 2 ) L 2 GS ) DS 2 DS 74 75 Example 2: Example 2:! onsider a MOS inverter with =1pF and DD =5 The nmos transistor has T0n =1, k n =20uA/ 2, and /L=10! Use the differential equation method to calculate the fall time Assume OH = DD, and OL =0 d i = out = 1 2 k n = k n L 2 L in ) 2 ) DD ) d 2 out 2 1 10 12 = 20 10 6 10 t=t sat out =40 ) 5 1) d = 2 out 625 10 10 d out = 625 10 10 d out = 0313ns t=t 90 out =45 76! onsider a MOS inverter with =1pF and DD =5 The nmos transistor has T0n =1, =20uA/ 2, and / L=10! Use the differential equation method to calculate the fall time Assume OH = DD, and OL =0 d i = out = 1 2 k n L 2 ) 2 in out out ) 2 = k n L) 2 ) out 2 out ) d out t=t 10 = 2 out=05 1 t=t sat k n L) 2 ) out 2 out ) d out out=4 t=t 10 = k n L) 1 ln 2 in ) 10 ) in 10 t=t sat 1 10 12 = 20 10 6 10) 1 25 1) 05 ln ) = 339ns 5 1 05 t=t 10 t=t sat t 90 t sat = 0313ns 77 Example 2: ase 2: in Abruptly Falls -! onsider a MOS inverter with =1pF and DD =5 The nmos transistor has T0n =1, =20uA/ 2, and / L=10! Use the differential equation method to calculate the fall time Assume OH = DD, and OL =0 d i = out = 1 2 k n L 2 ) 2 in out out ) t 90 t sat = 0313ns saturation linear t 0 t 1 t 1 t 50! 1 50! 1 = 0 " i d out Dp " i Dp d out 2 = k n L) 2 ) out 2 out ) d out t=t 10 = 2 out=05 1 t=t sat k n L) 2 ) out 2 out ) d out out=4 t=t 10 = k n L) 1 ln 2 ) in 10 ) in 10 t=t sat 1 10 12 = 20 10 6 10) 1 25 1) 05 ln ) = 339ns 5 1 05 t=t 10 t=t sat t 90 t 10 = 37ns Avg method: 4ns 78 1 ) 2 = ) ) ln 2 ), 2-79 13

ase 2: in Abruptly Falls - Differential Equation Model saturation linear 1 ) 2 = ) ) ln 2 ), 2 - t 0 t 1 t 1 t 50! 1 50! 1 = 0 " i d out Dp " i Dp d out 1 ) 2 = ) ) ln 2 ), 2-1 ) 2 = ) ) ln 2 ), DD 2 - DD ) 2 R p R p ONDITIONS for Balanced MOS Propagation Delays, ie! = µ! n " L µ p " L p n 80 81 Delay Observations Delay Design Equations 1 ) 2 = ) ) ln 2 ), DD 2-1 ) 2 = ) ) ln 2 ), DD 2-1 ) 2 = ) ) ln 2 ), 2-1 ) 2 = ) ) ln 2 ), 2-82 83 Delay Design Equations w/ Saturation Approximation DD ) 2 Design for Delays with More Realistic Model for i i dbn dbp int gb! DD " L µ n ox ) 2 n DD ) 2! DD " L µ p ox ) 2 p i i dbn n ) dbp p ) int gb 84 85 14

Design for Delays with More Realistic Model for Design for Delays with More Realistic Model for dbn n ) = [ n Y x j )] j0n K eqn n 2Y) jswn K eqn sw) dbp p ) = [ p Y x j )] j0p K eqp p 2Y) jswp K eqp sw) dbn n ) = [ n Y x j )] j0n K eqn n 2Y) jswn K eqn sw) dbp p ) = [ p Y x j )] j0p K eqp p 2Y) jswp K eqp sw) = α 0 α n n α p p α 0 = 2Y jswn K eqn 2Y jswp K eqp int gb 86 α n = Y x j ) j0n K eqn jswn K eqn α p = Y x j ) j0p K eqp jswp K eqp 87 Design for Delays with More Realistic Model for 1 ) 2 = ) ) ln 2 ), DD 2-1 ) 2 = ) ) ln 2 ), 2 - Design for Delays with More Realistic Model for 1 ) 2 = ) ) ln 2 ), DD 2-1 ) 2 = ) ) ln 2 ), 2 - = Γ n n and = Γ p p = Γ n n and = Γ p p Γ n and Γ P are set largely by process parameters and DD const 88 89 Design for Delays with More Realistic Model for Design for Delays with More Realistic Model for = Γ n n = Γ p p = Γ n n = Γ p p = α 0 α n n α p p = α 0 α n n α p p / n ) n = α 0 [α n α p R] n = α 0 α n n α p p = α 0 α n n / p ) p α p p = α 0 [α n /R α p ] p = α 0 α n n α p p = α 0 α n n α p p / n ) n = α 0 [α n α p R] n = α 0 α n n α p p = α 0 α n n / p ) p α p p = α 0 [α n /R α p ] p where R = p / n = constant where R = p / n = constant Recall: th = 1 = µ p p when L p =L n ) k R µ n n τ α 0 [α n α p R] n PHL = Γ n n = Γ p α 0 [α n /R α p ] p p 90 91 15

Design for Delays with More Realistic Model for Design for Delays with More Realistic Model for τ α 0 [α n α p R] n PHL = Γ n n = Γ p α 0 [α n /R α p ] p p where R constant) = aspect ratio = p / n Hence increasing n and p will have diminishing influence on and as they become large, ie = limit = Γ n [α n α p R] n large = limit = Γ p [α n /R α p ] p large absolute minimum delays 92 93 Design for Delays with More Realistic Model for Taking Into Account Non-Ideal Input aveform ideal in non-ideal in out to ideal in out to non-ideal in 94 95 MOS Inverter Dynamic Performance Idea! ANALYSIS OR SIMULATION): For a given MOS inverter schematic and, estimate or measure) the propagation delays! DESIGN: For given specs for the propagation delays and, determine the MOS inverter schematic METHODS: 1 Average urrent Model Δ HL = OH 50 2 Differential Equation Model d i = out d = out or 3 1 st Order R delay Model i Assume in ideal! P tot = P static P dyn P sc " an t ignore Static Power aka Leakage power)! Propogation Delay " Average urrent Model " Differential Equation Model " 1 st Order Model " More next time 069 R n 96 97 16

Admin! H 4 due today! H 5 posted today " Due 3/1! Quiz next week Thursday 2/22 98 17