Fundamentals of ANALOG TO DIGITAL CONVERTERS: Part I.3. Technology

Similar documents
LAYOUT TECHNIQUES. Dr. Ivan Grech

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016

ECEN474: (Analog) VLSI Circuit Design Fall 2010

EE382M-14 CMOS Analog Integrated Circuit Design

ECEN474: (Analog) VLSI Circuit Design Fall 2012

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

ECEN 474/704 Lab 2: Layout Design

Circuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

Lecture 040 Integrated Circuit Technology - II (5/11/03) Page ECE Frequency Synthesizers P.E. Allen

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Outline. 4 Mechanical Sensors Introduction General Mechanical properties Piezoresistivity Piezoresistive Sensors Capacitive sensors Applications

Digital Integrated Circuits. The Wire * Fuyuzhuo. *Thanks for Dr.Guoyong.SHI for his slides contributed for the talk. Digital IC.

MOS Transistor I-V Characteristics and Parasitics

High Speed Communication Circuits and Systems Lecture 4 Generalized Reflection Coefficient, Smith Chart, Integrated Passive Components

EE 4345 Chapter 6. Derek Johnson Michael Hasni Rex Reeves Michael Custer

MOS Transistor Theory

EE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141

The Wire. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

EE C245 / ME C218 INTRODUCTION TO MEMS DESIGN FALL 2009 PROBLEM SET #7. Due (at 7 p.m.): Thursday, Dec. 10, 2009, in the EE C245 HW box in 240 Cory.

Digital Integrated Circuits (83-313) Lecture 5: Interconnect. Semester B, Lecturer: Adam Teman TAs: Itamar Levi, Robert Giterman 1

SCB10H Series Pressure Elements PRODUCT FAMILY SPEFICIFATION. Doc. No B

1. The MOS Transistor. Electrical Conduction in Solids

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Chapter 3 Basics Semiconductor Devices and Processing

2. (2pts) What is the major difference between an epitaxial layer and a polysilicon layer?

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Digital Integrated Circuits A Design Perspective

SEMICONDUCTOR MEMORIES

EE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Class Material. Flash Memory. Read-Only Memory Cells MOS OR ROM

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 020 Review of CMOS Technology (09/01/03) Page 020-1

Lecture 3: CMOS Transistor Theory

Section 12: Intro to Devices

EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes

Lecture 25. Semiconductor Memories. Issues in Memory

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

Semiconductor Memories

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen

The K-Input Floating-Gate MOS (FGMOS) Transistor

Plasma Processing in the Microelectronics Industry. Bert Ellingboe Plasma Research Laboratory

Lecture 9: Interconnect

4FNJDPOEVDUPS 'BCSJDBUJPO &UDI

Integrated Circuits & Systems

EE143 LAB. Professor N Cheung, U.C. Berkeley

Lecture 12: MOS Capacitors, transistors. Context

SENSOR DEVICES MECHANICAL SENSORS

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

EE 434 Lecture 7. Process Technology

Ion Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:

Characteristics of Passive IC Devices

GMU, ECE 680 Physical VLSI Design 1

MOSFET: Introduction

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

MOSFET Capacitance Model

Chapter 2. Design and Fabrication of VLSI Devices

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

CIRCUIT ELEMENT: CAPACITOR

Lecture 11: MOS Transistor

SILICON PARTICLE DETECTOR

1. Narrative Overview Questions

EE241 - Spring 2000 Advanced Digital Integrated Circuits. References

Device Fabrication: Etch

Reactive Ion Etching (RIE)

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Extensive reading materials on reserve, including

Semiconductor memories

SPIRAL and RF-PASS Three Dimensional Design and Analysis Tools for RF Integrated Circuits

Development and Characterization of High Frequency Bulk Mode Resonators

Section 12: Intro to Devices

CMOS Digital Integrated Circuits Lec 13 Semiconductor Memories

an introduction to Semiconductor Devices

EECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i-

Topics to be Covered. capacitance inductance transmission lines

Chapter 20. Current Mirrors. Basics. Cascoding. Biasing Circuits. Baker Ch. 20 Current Mirrors. Introduction to VLSI

Microelectronics Part 1: Main CMOS circuits design rules

Chapter 13. Capacitors

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

VLSI Design and Simulation

Impact of parametric mismatch and fluctuations on performance and yield of deep-submicron CMOS technologies. Philips Research, The Netherlands

TCAD Modeling of Stress Impact on Performance and Reliability

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

CS 152 Computer Architecture and Engineering. Lecture 11 VLSI

IC Fabrication Technology

EECS C245 ME C218 Midterm Exam

3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer

Technology Brief 9: Capacitive Sensors

Automotive Grade Silicon Capacitors for Under the Hood Applications

Administrative Stuff

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

Edgeless sensors for full-field X-ray imaging

Transduction Based on Changes in the Energy Stored in an Electrical Field

Transcription:

Fundamentals of ANALOG TO DIGITAL CONVERTERS: Part I.3 Technology January 019 Texas A&M University 1 Spring, 019

Well-Diffusion Resistor Example shows two long resistors for K range Alternatively, serpentine shapes can be used Noise problems from the body Substrate bias surrounding the well Substrate bias between the parallel strips Dummies Texas A&M University Spring, 019

Factors affecting accuracy : Plastic packages cause a large pressure on the die (= 800 Atm.). It determines a variation of the resistivity. For <100> material the variation is unisotropic, so the minimum is obtained if the resistance have a 45 o orientation. compensated Temperature : Temperature gradient on the chip may produce thermal induced mismatch. uncompensated Texas A&M University 3 Spring, 019

Etching Wet etching : isotropic (undercut effect) H F for SiO ; H 3 PO 4 for Al Dx for polysilicon may be 0.75-1 mm with standard deviation 0.1 mm. Reactive ion etching (R.I.E.)(plasma etching associated to bombardment ) : unisotropic. Dx for polysilicon is 0.4 mm with standard deviation 0.03 mm Boundary : The etching depends on the boundary conditions Use dummy strips Texas A&M University 4 Spring, 019

Side diffusion effect : Contribution of endings Interdigitized structure : Texas A&M University 5 Spring, 019

Poly Resistors First polysilicon resistance First polysilicon resistance with a well shielding Second polysilicon resistance Second polysilicon resistance with a well shielding Texas A&M University 6 Spring, 019

TYPES OF INTEGRATED CAPACITORS Electrodes : metal; polysilicon; diffusion Insulator : silicon oxide; polysilicon oxide; CVD oxide C ox t ox WL DC C D r r Dt t ox ox DL L DW W TOP VIEW Texas A&M University 7 Spring, 019

Factor affecting accuracy Oxide damage Impurities Bias condition Bias history (for CVD) Stress D ox ox Grow rate Poly grain size Dt t ox ox Temperature Etching Alignment DL DW ; L W DC C D r r Dt t ox ox DL L DW W DC C 1 0.1% Texas A&M University 8 Spring, 019

Poly1 - Poly Capacitor Poly Poly 1 Area is determined by poly Problems undercut effects nonuniform dielectric thickness matching among capacitors Minimize the rings (inductors) Texas A&M University 9 Spring, 019

Accuracy of integrated capacitors Perimeter effects led the total capacitance: C = C A A A = (x-dx)(y- Dy) = (xy - xdy - ydx - 4Dx Dy) Assuming that Dx = Dy = De A = (xy - De(x + y) - 4D e) A xy - De(x + y) C e = - De(x + y) The relative error is = C e /C = -De(x + y) / xy C A = capacitance per unit area y Dy Real Area of Poly x Dx Then maximize the area and minimize the perimeter use squares!!! Texas A&M University 10 Spring, 019

Common Centroid Capacitor Layout Unit capacitors are connected in parallel to form a larger capacitance Typically the ratio among capacitors is what matters The error in one capacitor is proportional to perimeter-area ratio Use dummies for better matching (See Johns & Martin Book, page 11) Texas A&M University 11 Spring, 019

Common centroid structures C 1 C C 3 C 4 C 5 TC 1 TC TC 3 TC 4 TC 5 C = C 1 C 3 = C 1 C 4 = 4C 1 C 5 = 8C 1 Texas A&M University 1 Spring, 019

Floating Capacitors Be aware of parasitic capacitors Polysilicon-Polysilicon: Bottom plate capacitance is comparable (10-30 %) with the poly-poly capacitance poly C P1 poly1 C P C P C 1 C P1 C1 C P Metal1-Metal: More clean, but the capacitance per micrometer square is smaller. Good option for very high frequency applications ( C~ 0.1-0.3 pf). C P1 substrate CP1, CP are very small (1-5 % of C1) CP is around 10-50 % of C1 metal metal1 substrate C 1 C P Thick oxide CP is very small (1-5 % of C1) Texas A&M University 13 Spring, 019

Design example: Simplest OTA Texas A&M University 14 Spring, 019

Overall amplifier: Have a look on the guard rings and additional deep well! Texas A&M University 15 Spring, 019

BIAS: you may be able to see the dummies, symmetry and S/D connections Texas A&M University 16 Spring, 019

From downstairs Differential pair Texas A&M University 17 Spring, 019

Texas A&M University 18 Spring, 019

Details on the P-type current mirrors Texas A&M University 19 Spring, 019