BOOLEAN ALGEBRA CLASS XII. Presented By : Dinesh Patel PGT CS KV IIT Powai

Similar documents
This form sometimes used in logic circuit, example:

Chapter-2 BOOLEAN ALGEBRA

BOOLEAN ALGEBRA TRUTH TABLE

Combinational Logic Circuits Part II -Theoretical Foundations

CHAPTER III BOOLEAN ALGEBRA

CHAPTER III BOOLEAN ALGEBRA

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

Theorem/Law/Axioms Over (.) Over (+)

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

CPE100: Digital Logic Design I

MC9211 Computer Organization

BOOLEAN LOGIC. By- Neha Tyagi PGT CS KV 5 Jaipur II Shift, Jaipur Region. Based on CBSE curriculum Class 11. Neha Tyagi, KV 5 Jaipur II Shift

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

EEE130 Digital Electronics I Lecture #4

CS 226: Digital Logic Design

211: Computer Architecture Summer 2016

WEEK 2.1 BOOLEAN ALGEBRA

Combinational Logic Fundamentals

Logic Design. Chapter 2: Introduction to Logic Circuits

Administrative Notes. Chapter 2 <9>

Chapter 2 Boolean Algebra and Logic Gates

Chapter 2 Combinational Logic Circuits

Unit 2 Session - 6 Combinational Logic Circuits

Number System conversions

KP/Worksheets: Propositional Logic, Boolean Algebra and Computer Hardware Page 1 of 8

Combinational Logic. Review of Combinational Logic 1

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

Slides for Lecture 10

ENG2410 Digital Design Combinational Logic Circuits

If f = ABC + ABC + A B C then f = AB C + A BC + AB C + A BC + A B C

Chapter 2: Princess Sumaya Univ. Computer Engineering Dept.

Cover Sheet for Lab Experiment #3

ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #2

Boolean algebra. Examples of these individual laws of Boolean, rules and theorems for Boolean algebra are given in the following table.

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits)

Digital Logic (2) Boolean Algebra

Chapter 2. Boolean Algebra and Logic Gates

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

Optimizations and Tradeoffs. Combinational Logic Optimization

Chap 2. Combinational Logic Circuits

Outline. EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) Combinational Logic (CL) Defined

Standard Expression Forms

Midterm1 Review. Jan 24 Armita

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

Boolean Algebra and Logic Simplification

Boolean Algebra and logic gates

1. Name the person who developed Boolean algebra

Combinational Logic Design Principles

Digital Circuit And Logic Design I. Lecture 3

Chapter 2: Boolean Algebra and Logic Gates

Karnaugh Maps Objectives

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

Slide Set 3. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Computer Organization I

Chapter 2 : Boolean Algebra and Logic Gates

Minimization techniques

Boolean Algebra and Digital Logic

Chapter 2 Boolean Algebra and Logic Gates

Lab 1 starts this week: go to your session

Chapter 2: Switching Algebra and Logic Circuits

Digital Logic Design. Combinational Logic

CHAPTER1: Digital Logic Circuits Combination Circuits

INTRO TO I & CT. (Boolean Algebra and Logic Simplification.) Lecture # By: Department of CS & IT.

Binary Logic and Gates. Our objective is to learn how to design digital circuits.

ELCT201: DIGITAL LOGIC DESIGN

Week-I. Combinational Logic & Circuits

Signals and Systems Digital Logic System

Part 1: Digital Logic and Gates. Analog vs. Digital waveforms. The digital advantage. In real life...

EC-121 Digital Logic Design

Gate-Level Minimization

Chapter 2 Combinational Logic Circuits

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Digital Logic Design. Malik Najmus Siraj

Binary logic consists of binary variables and logical operations. The variables are

Chapter 2 Combinational Logic Circuits

Advanced Digital Design with the Verilog HDL, Second Edition Michael D. Ciletti Prentice Hall, Pearson Education, 2011

2009 Spring CS211 Digital Systems & Lab CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS

Simplifying Logic Circuits with Karnaugh Maps

Karnaugh Map & Boolean Expression Simplification

Functions. Computers take inputs and produce outputs, just like functions in math! Mathematical functions can be expressed in two ways:

CS61c: Representations of Combinational Logic Circuits

UC Berkeley College of Engineering, EECS Department CS61C: Representations of Combinational Logic Circuits

Fundamentals of Computer Systems

Binary Logic and Gates

Lecture 4: More Boolean Algebra

Digital Logic Design ABC. Representing Logic Operations. Dr. Kenneth Wong. Determining output level from a diagram. Laws of Boolean Algebra

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 1 Gate Circuits and Boolean Equations

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES

UNIT 5 KARNAUGH MAPS Spring 2011

Boolean Algebra & Logic Gates. By : Ali Mustafa

Chapter 7 Logic Circuits

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Chapter 2 Combinational Logic Circuits

CprE 281: Digital Logic

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

Karnaugh Maps (K-Maps)

Transcription:

BOOLEAN ALGEBRA CLASS II Presented By : Dinesh Patel PGT CS KV IIT Powai

Introduction Boolean Algebra is a set of rules and regulation which is suitable for Digital Circuits, whose answer is either True or False Open Close

History Mr. Aristotal constructed a compete system of formal logic to organize man s reasoning. Only Mathematician George Boole become able to manipulate these symbols to arrive the solution with mathematical system of Logic and produce new system the Algebra of logic.i.e. Boolean Algebra.

Truth Table Present all the possible values and result of logical variable with given combinations of values. No. of combination = 2 n [n is no. of variables / Options]

Eg. (1) I want to have tea (2) Tea is available I want to have tea Tea is available Result T T T T F F F T F F F F I want to have tea Tea is available Result 1 1 1 1 0 0 0 1 0 0 0 0 OR

TAUTOLOG : If result of any logical statement or expression if always TRUE or 1 called Tautology. FALLAC : If result of any logical statement or expression if always FALSE or 0 called Fallacy.

Logical Operators NOT OR

NOT Operator eg. I want to have tea. NOT [I want to have tea] means I don t want to have tea Truth table for NOT operator I want to have tea Result 1 0 0 1

OR Operator OR operator being denoted as Logical Addition and symbol used for it is + Truth Table for OR operator + 1 1 1 1 0 1 0 1 1 0 0 0

Operator operator being denoted as Logical Multiplication and symbol used for it is. Truth Table for OR operator. 1 1 1 1 0 0 0 1 0 0 0 0

NOT, OR, Operator Truth Table for NOT, OR, operator +. 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 0 1 0 0 0 1 1 0 0

Truth Table for.z,.z and (Z) Truth Table for NOT, OR, operator Z Z.. Z Z (Z) 1 1 1 0 1 0 1 0 1 1 0 1 1 0 0 1 1 0 1 0 0 0 0 1 1 0 0 1 0 0 0 1 0 1 1 0 0 1 1 0 0 1 0 1 0 0 0 1 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1

Basic Logic Gates Gate is an electronic circuit being operates on one or more signals to produce output signals. NOT NO T OR +.

OR ( + ) (. ) OR OR NOR OR ( )

Principal of Duality Using this Principal Dual relation can be obtained by : Changing each OR sign (+) with sign (.) Changing each sign (.) with OR sign (+) Replacing each 0 by 1 and 1 by 0. eg. 1 + 0 = 1 0. 1 = 0 [Dual relation]

BASIC THEOREMS OF BOOLEAN ALGEBRA

Property of 0 and 1 0 + = 0 OR 1 + = 1 1 OR 1 0. = 0 0 0 1. = 1

Indempotence Law + = OR. =

Involution Law NOT NOT ( ) = Truth Table of Involution Law ( ) 1 0 1 0 1 0

Complementarity Law + = 1 OR + = 1. = 0. =0

+ = + Commutative Law OR = OR. =. =

+ (+Z) = (+) + Z Associative Law Z OR OR = OR Z OR (Z) = () Z Z Z = Z

Truth Table of Associative Law + (+Z) = (+) + Z Z + Z + + ( + Z) ( + ) + Z 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 0 0 0 1 1 1 0 1 1 1 1 1 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 0 0 0 0 0 0 0 (Z) = () Z can be obtain as above

Distributive Law (+Z) = + Z Z OR +Z = Z Z +(Z) = (+) (+Z) Z OR = Z OR OR + +Z

+(Z) = (+) (+Z) 3 rd Law OR R = OR R

Truth Table of Distributive Law (+Z) = + Z Z + Z Z ( + Z) + Z 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 0 1 1 0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 1 0 1 0 0 0 1 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0 1 +(Z) = (+) (+Z) can be obtain as above

Absorption Law (+) = OR + + = OR

(+) = OR De Morgan s Theorems 1 st Theorem R = R + (+) (.) = +. R () 2 nd Theorem = OR R +

Prove of 1 st De Morgan s Theorem ( + ) = Suppose : = 1 then ( + ) = 1 so (+) = 0 So ( + ) + = 1 [ 0 + 1 = 1] = (( + ) + ). (( + ) + ) [+Z=(+)(+Z)] = ( + + ). ( + + ) = ( 1 + ). ( + 1 ) = 1. 1 = 1 PROVED Suppose : = 0 then ( + ) = 0 so (+) = 1 So ( + ). = 0 [ 0. 1 = 0] =. ( + ) [ (Z)=().Z)] = ( + + ). ( + + ) [+Z=(+)(+Z)] = ( 0. ) + (. 0 ) = 0 + 0 = 0 PROVED Distribu tive Law Associat ive Law Distribu tive Law

Minterms It is a product of all the literals (with or without bar) within the logic system. Find the minterms of +. Sol. + =.1 +. 1 =. (+ ) +.(+ ) + =1 = + + + = + + + = + + + = Comple mentry Law Insert Find the minterms of AB + C to make Sol. Write the terms AB + C equal to Insert s where letter is missing AB + C variables Write all the combinations of 1 st term i.e. AB : ABC, ABC Write all the combinations of 2 nd term i.e. C : ABC, A BC, A B C, AB C Add all the terms AB + C = ABC + ABC + ABC + A BC+ A B C + AB C Remove the duplicates AB + C = ABC + ABC + A BC + A B C + AB C

Minterm Designation Shorthand Find the minterms designation of Z Sol. Write the terms Z Substitute 1 and 0 1 1 0 Find the Decimal equivalent 1 x 2 2 + 1 x 2 1 + 0 x 2 0 = 4 + 2 + 0 = 6 Express decimal subscript of m = m 6 Thus Z = m 6 Find the minterms designation of AB CD Sol. Write the terms A B C D Substitute 1 and 0 1 0 1 0 Find the Decimal equivalent 1 x 2 3 + 0 x 2 2 + 1 x 2 1 + 0 x 2 0 = 8 + 0 + 2 + 0 = 10 Express decimal subscript of m = m 10 Thus AB CD = m 10

Maxterm This is the sum of all literals (with or without bar) within the logic system. It is the opposite of Minterm, here Bar represent to 1 and non-bar to 0 means =0 = 1 Find the maxterms designation of AB CD Sol. Write the terms A B C D Substitute 1 and 0 0 1 0 1 Find the Decimal equivalent 0 x 2 3 + 1 x 2 2 + 0 x 2 1 + 1 x 2 0 = 0 + 4 + 0 + 1 = 5 Express decimal subscript of m = M 5 Thus AB CD = M 5

Canonical Expression Boolean expression composed of either Minterm or Maxterms called Canonical Expression. It can be represented in two forms : (i) Sum-of-Product (ii) Product-of-Sum Sum-of-Product SOP of Two variables and and output is Z : Output (Z) Product 1 1 1 1 0 1 0 1 0 0 0 1 Now add all the product term having output Z=1 : + + = Z So this is purely sum of minterm called Canonical Sum-of-Product

Sum-of-Product SOP of Three variables, and Z output is F : Output [F] will be 1 if the inputs of 1 will be odd instead of all 1s Z F Product 1 1 1 1 Z 1 1 0 0 1 0 1 0 1 0 0 1 Z 0 1 1 0 0 1 0 1 Z 0 0 1 1 Z 0 0 0 0 Now add all the product term having output Z=1 : Z+ Z + Z + Z = F So this is purely sum of minterm called Canonical Sum-of-Product

Convert (( ) + )) into canonical SOP. Sol. : (( ) + )) = ( ). ( ) [(A+B) = A. B ] = ( + ) ( + Z) [(AB) = A + B ] = + ( Z) = (+ ) (Z+Z ) + (+ ) Z = (+ ) (Z+Z ) + Z + Z = Z(+ ) + Z (+ ) + Z + Z = Z+Z + Z +Z + Z + Z = Z + Z + Z + Z + Z + Z = Z + Z + Z + Z + Z De morgn s Fill variable with missing variables with or without bar Convert F= (0,1,2,5) into Canonical SOP suing Short Hand. Sol : F = m 0 + m 1 + m 2 + m 5 m 0 = 000» Z m 1 = 001» Z m 2 = 010» Z m 5 = 101» Z So Canonical form of expression is Z + Z + Z + Z

Product-of-Sum POS of Three variables, and Z output is F : Output [F] will be 1 if the inputs of 1 will be odd. Z F Product 1 1 1 1 1 1 0 0 + +Z 1 0 1 0 ++Z 1 0 0 1 0 1 1 0 + +Z 0 1 0 1 0 0 1 1 0 0 0 0 ++Z Now add all the product term having output Z=1 : ( + +Z). ( ++Z ) + (+ +Z ).(++Z) = F So this is purely sum of minterm called Canonical Sum-of-Product

Convert F= (0,1,2,5) into Canonical POS(Maxterm) using Short Hand. Sol : F = M 0. M 1. M 2. M 5 M 0 = 000» ++Z M 1 = 001» ++Z M 2 = 010» + +Z M 5 = 101» ++Z So Canonical form of expression is (++Z). (++Z ). (+ +Z).( ++Z ) Note : Above is Canonical where 1s and 0s is fixed at odd places but it can be asked only SOP or POS where the function may be any no. of 1s. eg. POS : F= (1,2,3,4,6) or SOP : F= (1,2,3,4,6) etc.

Qus. Simplify AB CD + AB CD + ABCD + ABCD = AB C(D +D) + ABC(D +D) = AB C.1 + ABC.1 [D +D=1] = AB C + ABC [.1=] = AC(B +B) = AC.1 = AC De Morgan s Qus. Simplify () + + = + + + [() = + ] = + + [eliminate common] = + ( + ) [ = ] = + + = ( + ) + = 1 + [1 + = 1] = 1

Karnaugh Map [ K-Map] K-Map is the graphical representation of the fundamental products in a truth table. Where each squire represents the Minterm or Maxterm. K-Map of 02 variables & 0 1 0 0 1 1 2 3

K-Map of 03 Variable, & Z Z 00 01 11 10 0 0 1 2 3 1 4 5 6 7 Z Z Z Z Z Z Z 0 1 Z 2 Z 3 Z Z 4 5 Z 6 Z 7

K-Map of 04 Variable W,, & Z W Z 00 01 11 10 00 0 1 3 2 01 4 5 7 6 11 12 13 15 14 10 8 9 11 10

K-Map of 04 Variable W,, & Z W Z Z Z Z Z W W Z W Z 0 1 W Z 3 W Z 2 W W Z W Z 4 5 W Z 7 W Z 6 W W Z W Z 12 13 W Z 15 W Z 14 W W Z W Z 8 9 W Z 11 W Z 10

Reducing functions Through K-Map Taking example of 4 variables SOP *SOP + POS *POS +

Example : Reduce F(W,,,Z) = (0,2,7,8,10,15) W Z 00 01 11 10 00 0 1 3 2 01 4 5 1 7 6 11 1 12 13 15 14 10 8 9 11 10 Pair : m 7 + m 15 = Z Quad : m 0 + m 2 + m 8 + m 10 m = Z so Z +

Now solve same func. With algebraic method Reduce F(W,,,Z) = (0,2,7,8,10,15) m0 = 0000 = W Z m2 = 0010 = W Z m7 = 0111 = W Z m8 = 1000 = W Z m10 = 1010 = W Z m15 = 1111 = WZ F= W Z + W Z + W Z + W Z + W Z + WZ = (WZ+W Z) +(W Z +W Z )+(W Z +W Z ) = Z(W+W ) + Z (W +W) + Z (W + W) = Z + Z + Z = Z + Z ( + ) = Z + solved

Example : Reduce F(W,,,Z) = (0,2,7,8,10,15) W+ +Z 00 01 11 10 00 0 1 3 2 01 4 5 0 7 6 11 0 12 13 15 14 10 8 9 11 10 Pair : m 7. m 15 = ++ Z Quad : m 0. m 2. m 8. m 10 = +Z so (+ + Z). ( + )