Regional Approach Methods for SiGe HBT compact modeling

Similar documents
Charge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation

Non-standard geometry scaling effects

Accurate transit time determination and. transfer current parameter extraction

About Modeling the Reverse Early Effect in HICUM Level 0

Device Physics: The Bipolar Transistor

Working Group Bipolar (Tr..)

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

ELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling

2 nd International HICUM user s meeting

HICUM / L2. A geometry scalable physics-based compact bipolar. transistor model

Lecture 16 - The pn Junction Diode (II) Equivalent Circuit Model. April 8, 2003

Modeling high-speed SiGe-HBTs with HICUM/L2 v2.31

Lecture 16 The pn Junction Diode (III)

A Novel Method for Transit Time Parameter Extraction. Taking into Account the Coupling Between DC and AC Characteristics

Electronic Devices and Circuits Lecture 5 - p-n Junction Injection and Flow - Outline

Lecture 38 - Bipolar Junction Transistor (cont.) May 9, 2007

Bipolar junction transistor operation and modeling

Semiconductor Device Simulation

Investigation of Ge content in the BC transition region with respect to transit frequency

Lecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

Introduction to Power Semiconductor Devices

6.012 Electronic Devices and Circuits

BJT - Mode of Operations

Digital Integrated CircuitDesign

ELEC 3908, Physical Electronics, Lecture 17. Bipolar Transistor Injection Models

Status of HICUM/L2 Model

ELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating

Spring Semester 2012 Final Exam

Lecture 10 - Carrier Flow (cont.) February 28, 2007

Recitation 17: BJT-Basic Operation in FAR

HICUM release status and development update L2 and L0

CLASS 3&4. BJT currents, parameters and circuit configurations

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

EE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions

TCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime

Metal-oxide-semiconductor field effect transistors (2 lectures)

Session 6: Solid State Physics. Diode

Breakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration

EE105 - Fall 2006 Microelectronic Devices and Circuits

ECE-305: Spring 2018 Final Exam Review

Lecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005

HICUM Parameter Extraction Methodology for a Single Transistor Geometry

Charge-Storage Elements: Base-Charging Capacitance C b

Introduction to Transistors. Semiconductors Diodes Transistors

Lecture 17. The Bipolar Junction Transistor (II) Regimes of Operation. Outline

Institute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2

Lecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.)

Lecture 13 - Carrier Flow (cont.), Metal-Semiconductor Junction. October 2, 2002

Lecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003

SOLUTIONS: ECE 606 Homework Week 10 Mark Lundstrom. Purdue University. (Revised 3/29/13)

Solid State Electronics. Final Examination

Memories Bipolar Transistors

Chapter 2. - DC Biasing - BJTs

Bipolar Junction Transistor (BJT) - Introduction

(Refer Slide Time: 03:41)

13. Bipolar transistors

Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium September 20, 2005

EE 3329 Electronic Devices Syllabus ( Extended Play )

Choice of V t and Gate Doping Type

Semiconductor Physics Problems 2015

For the following statements, mark ( ) for true statement and (X) for wrong statement and correct it.

figure shows a pnp transistor biased to operate in the active mode

Most matter is electrically neutral; its atoms and molecules have the same number of electrons as protons.

Chapter 2 - DC Biasing - BJTs

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

MENA9510 characterization course: Capacitance-voltage (CV) measurements

Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model

The Mextram Bipolar Transistor Model

Schottky Rectifiers Zheng Yang (ERF 3017,

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

CHAPTER 4: P-N P N JUNCTION Part 2. M.N.A. Halif & S.N. Sabki

Getting J e (x), J h (x), E(x), and p'(x), knowing n'(x) Solving the diffusion equation for n'(x) (using p-type example)

The Devices. Devices

The Devices. Jan M. Rabaey

A Simplified, Analytical, One-Dimensional Model for Saturation Operation of the Bipolar Transistor

MOS CAPACITOR AND MOSFET

Junction Bipolar Transistor. Characteristics Models Datasheet

Lecture 20 - p-n Junction (cont.) October 21, Non-ideal and second-order effects

ELEC 3908, Physical Electronics, Lecture 13. Diode Small Signal Modeling

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

6.012 Electronic Devices and Circuits

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

Semiconductor Physics fall 2012 problems

V BI. H. Föll: kiel.de/matwis/amat/semi_en/kap_2/backbone/r2_2_4.html. different electrochemical potentials (i.e.

ECE 497 JS Lecture - 12 Device Technologies

Lecture 29: BJT Design (II)

Forward-Active Terminal Currents

Lecture 4 - PN Junction and MOS Electrostatics (I) Semiconductor Electrostatics in Thermal Equilibrium. February 13, 2003

Diodes. anode. cathode. cut-off. Can be approximated by a piecewise-linear-like characteristic. Lecture 9-1

Decemb er 20, Final Exam

( )! N D ( x) ) and equilibrium

DC and AC modeling of minority carriers currents in ICs substrate

Modeling and Analysis of Full-Chip Parasitic Substrate Currents

Student Number: CARLETON UNIVERSITY SELECTED FINAL EXAMINATION QUESTIONS

EECS130 Integrated Circuit Devices

Yun Shi. Certificate of Approval: Foster Dai Associate Professor Electrical and Computer Engineering

A study of the silicon Bulk-Barrier Diodes designed in planar technology by means of simulation

Didier CELI, 22 nd Bipolar Arbeitskreis, Würzburg, October 2009

Transcription:

Regional Approach Methods for SiGe HBT compact modeling M. Schroter 1),2) and H. Tran 2) 1) ECE Dept., University of California San Diego, La Jolla, CA, USA 2) Chair for Electron Devices and Integr. Circuits, Univ. of Technol. Dresden, Germany mschroter@ieee.org http://www.iee.et.tu-dresden.de/iee/eb/eb_homee.html 6th HICUM Workshop, Heilbronn, June 12/13, 26 MS 1

OUTLINE Introduction Investigated Device Structures Overview on Regional Approach Methods Results and Discussion Conclusions MS 2

Introduction Introduction Bipolar transistor main application areas high-frequency/high-speed operation Circuit design constraints cost reduction (mask, re-spins..., yield prediction) some applications are close to the technology limit careful circuit optimization Process development and optimization evaluation of charge and delay components within device structure accurate physics-based modeling of charge storage effects MS 3

Introduction Existing methods for analyzing charge storage analytical solutions require strong simplifications of underlying semiconductor equations spatial partitioning into neutral region (NR) and space-charge region (SCR) by definition of abrupt boundaries (Regional Approach = RA) validity of results is limited to particular spatial and bias region device simulation yields detailed information on carrier and charge distributions no limitation of results w.r.t. certain spatial or bias regions however: no abrupt boundaries between spatial regions either desirable: charge storage components from device simulation as reference for analytical modeling this work: evaluation of possible RA options for device simulation MS 4

Investigated Device Structures Investigated Device Structures 1D device simulation: unit emitter area A E = 1μm 2 conventional emitter doping (CED) transistor: high-speed BJT, HBT version ad1lv_nge (dashed) ad2lv_ge (solid) with Ge(dotted) 1e+21.25 L x 1e+2 1e+19 N [cm -3 ] 1e+18 1e+17 Ge(B).2.15.1 mole fraction 1e+16.5 1e+15.5.1.15.2.25.3.35.4.45.5 x [μm] MS 5

Investigated Device Structures Device Structures low-emitter concentration (LEC) transistor: high-speed HBT version 1 21.35 1 2 N [cm -3 ] 1 19 1 18.3.25.2.15.1 mole fraction.5 1 17.5.1.15.2.25.3.35.4 x [μm] L x MS 6

Investigated Device Structures High-frequency performance: transit frequency f T [GHz] 12 1 8 6 symbols: a.c. lines: q.s V C E =.8V LEC CED HBT 4 2 BJT.1.1 1 1 I C [ma] identical results for quasi-static and frequency dependent small-signal calculation partitioning of transit time based on carrier distribution MS 7

Overview on Regional Approach Methods Overview on Regional Approach Methods d.c. method(s) determination of NR-SCR boundary is based on static carrier distribution classical criterion for detecting point in SCR: majority carrier density < r * doping conc., with r << 1 works only for sufficiently low-injection does not work in center region of SCR (N but carrier densities remain finite) log(n, p, n) N n p N normalized boundary condition: x r = x N --------------------- + p n r p + n with r <(<) 1 N+p-n p+n NR x j SCR NR x works also for high injection search needs to start from neutral region designated as DCRA and used for comparisons problem: missing link to small-signal operation r x j x MS 8

Overview on Regional Approach Methods Small-signal based regional approaches link to small-signal measurements via relation between transit frequency and stored hole charge: 1 dq ---------- p = τ 2πf ec = --------- T di C V C'E' differential hole charge from carrier variation: L x dq p = qa E p dx region boundaries detected from quasi-static small-signal carrier distribution next: comparison of 3 methods MS 9

Overview on Regional Approach Methods Regional Approach Methods: van den Biesen [6] popular for evaluating device simulation results replaces metallurgical boundaries by electrical boundaries: x m = xdp ( = dn) storage time partitioning: dq --------- p di C V C'E' * = τ e τ ec * * + τ eb + τ b + τ bc + τ c minority carrier storage times, e.g.: τ b * = qa E x mc x me ------- n I C V C'E' dx depletion region "charging times", e.g.: [cm -3 ] 15 1 1 17 dρ 5 x me ad1lv_nge 1E-17*drho.78.89 x mc V C E =.8V x me ( n p) τ eb = qa E ------------------- I C V C'E' dx -5-1 no separation of NR and SCR -15 not suitable for compact modeling! x [μm].5.1.15.2 MS 1

Overview on Regional Approach Methods Regional Approach Methods: FRA (1/3) region boundaries from peaks of ( p- n) Note: BC SCR boundaries cannot be detected from CE short distribution! need BE short instead collector related regions are trickier high-current effects => injection zone Ge drop causes barrier => additional peaks [cm -3 ] 15 1 1 17 ρ 5-5 -1 V C E =.8V dv C E = SCR edges of BC junction: ρ ( x c, x C, c ) = x -------------- V B'C' V B'E' = ( max, min) region widths neutral base: w B = min{ x c, x jc } x e BC SCR: w BC = x Cc x c injection width: w i = max{ x c x jc, } -15 1 8 1 17 ρ [cm -3 ] 6 4 2-2 -4.5.1.15.2 w E x e x c x C,c dv B E = x [μm].5.1.15.2 MS 11

Overview on Regional Approach Methods Regional Approach Methods: FRA (2/3) separation into BE and BC voltage change: dq p Q -------------- p = = V B'E' V C'E' dv B'E' Q -------------- p V B'E' V B'C' dv B'E' + Q -------------- p V B'C' V B'E' dv B'C' dv B E = dv B C minorities: m = p, p < n minority charge dq m = qa E mdx n, n p w hole charge partitioning: dq p = dq j + dq m depletion charge dq j = dq p dq m = qa E ( n p) dx w( p < n) consistent with q.s. definition of f T MS 12

Overview on Regional Approach Methods minority carrier storage time components from accumulated storage time: m τ m ( x) = qa E ------- I C space-charge modulation in BC SCR: ( ρ) C ce = qa E -------------- = cross-coupled capacitance L x x mc x Full regional approach (3/3) V B'E' V C'E' V B'C' dξ dx 12 1 τ m (x) [ps] 8 6 4 2 ad1lv_nge.78.89.945 vcep8 w i w BE w B w BC profile I C high I C low I C @ peak f T total value: τ f = τ m ( L x ) C ce + -------- g mi x je x jc x [μm].5.1.15.2 depletion capacitances: x me ( ρ) C jei = qa E -------------- V B'E' V B'C' dx ( ρ) C jci = qa E -------------- L x x mc V B'C' V B'E' dx MS 13

Overview on Regional Approach Methods Regional Approach Methods: DTRA [11] proposed for evaluation of device simulation results SCR boundary defined as 5% difference between accumulated carrier storage times x n p τ n ( x) = qa E ------- dξ, τ I p ( x) = qa E ------- C I C V C'E' x V C'E' dξ storage times include depletion charge contributions (C j /g m ) does not allow reliable detection of BC SCR end boundary detection difficult at high injection correction of τ E (2/3)τ E based on non-quasi-static operation ignored here τ(x) [ps] 2 18 16 14 12 1 8 6 4 2 ad1lv_nge.78.89.945 vcep8 dp(dashed) τ p I C low τ n I C high I C @ peak f T.5.1.15.2 x [μm] V C E =.8V MS 14

Results and Discussion Results and Discussion BJT storage time components (V C E =.8V) ad1lv_nge TE, TBE vce.8 τ [ps] 6 5 4 + τ B τ BC x τ C τ [ps] 6 5 4 τ E o τ BE FRA DTRA DCRA 3 3 τ E 2 1 τ B τ BC τ C (FRA) 1 2 3 4 5 6 7 I C [ma] τ C neutral base: τ B differs significantly; discontinuous for DTRA due to Kirk effect BC SCR: τ BC similar for FRA & DTRA, but too small for DCRA (τ m only) BE SCR: τ BE differs significantly, discontinuous for DCRA (no x e detection) neutral collector: τ C not detected by DCRA and DTRA 2 1 τ BE τ BE τ E 1 2 3 4 5 6 7 I C [ma] MS 15

Results and Discussion CED HBT storage time components (V C E =.8V) 2.5 2 + τ B o τ BE FRA DTRA DCRA 1.5 τ E τ BC τ [ps] 1.5 τ [ps] 1 x τ C 1.5 τ BE τ B τ B.5 τ BC τ C.5 1 1.5 2 2.5 3 I C [ma].5 1 1.5 2 2.5 3 I C [ma] τ E neutral base: τ B more consistent; DTRA does not detect carrier jam properly BC SCR: τ BC similar for FRA & DTRA; difference at low I C due to C jci /g m in DTRA BE SCR: τ BE more consistent; DTRA and FRA similar neutral collector (τ C ): small injection zone is detected by FRA, not by DTRA, DCRA MS 16

Results and Discussion LEC HBT storage time components (V C E =.8V) τ 2.5 2 [ps] + τ B o τ BE FRA DTRA DCRA τ [ps] 2.5 2 τ E τ BC 1.5 1.5 1 τ B 1 τ BC.5 τ BE.5 1 1.5 2 2.5 3 I C [ma].5.5 1 1.5 2 2.5 3 I C [ma] τ E neutral base: τ B dominates, detected fairly consistently for all methods BC SCR: τ BC identical for FRA & DTRA, increase due to barrier BE SCR: τ BE similar for DCRA and FRA; DTRA includes C jei /g m (low I C ) neutral collector (τ C ) and emitter (τ E ): negligible due to barriers MS 17

Determination of compact model transit time Determination of compact model transit time Reciprocal f T and related storage times vs 1/I C for BJT standard transit time determination method τ f = τ f ( V BC ) + Δτ f ( I T, V ) BC slope is usually assumed to be caused by depletion caps improved method includes curvature (from V BE dependence of C je ) τ [ps] τ f 1 9 8 7 6 5 4 3 2 τ mσ 1 2πf T ΣC j g m τ BE in reality: curvature and portion of offset caused by neutral charge in BE SCR 1 5 1 15 2 1/I C [1/mA] extracted C je always includes portion of neutral BE charge MS 18

Determination of compact model transit time Full regional approach: capacitances C 6 5 4 [ff/μm 2 ] 3 ad1lv_nge CJE(diam), CCE(o), CME(+, axis2), CJC(sq), CMC(x) f T C ce BJT V C E =.8V C me 12 1 8 6 C me [ff/μm 2 ] 2 4 1 C jei 2 C jci C mc 1 2 3 4 5 6 7 J C [ma/μm 2 ] BC depletion capacitances cross-coupled BE capacitance L x ρ C jci = qa E -------------- x mc V B'C' V B'E' dx ρ C ce = qa E -------------- L x x mc V B'E' V B'C' dx MS 19

Determination of compact model transit time Full regional approach: HBT capacitances C [ff/μm 2 ] 2 15 1 V C E =.8V CED LECHBT f T C jei C me 1 8 C me [ff/μm 2 ] 6 4 C [ff/μm 2 ] 2 15 1 V C E =.8V LEC LECHBT f T C jei C me 7 6 5 C me [ff/μm 2 ] 4 3 5 2 C jci C mc C ce 5 C jci 2 C ce 1.5 1 1.5 2 2.5 3 J C [ma/μm 2 ].5 1 1.5 2 2.5 3 J C [ma/μm 2 ] C mc C jei dominates before, C me beyond peak f T stronger C me increase at high current densities due to barrier effect MS 2

Conclusions Conclusions several approaches for regional partitioning in Si-based HBTs have been investigated regarding their suitability for device simulation and compact modeling use d.c. carrier distribution based methods are unreliable small-signal quasi-static carrier distribution based methods: van den Biesen s scheme is not useful for compact modeling differential transit time approach (DTRA) is unreliable for BJTs, does not detect boundaries in the collector extended space-charge peak based regional approach (FRA) gives reliable physically reasonable results that can be linked directly to compact model development BE depletion charge always contains a portion of neutral charge MS 21

Conclusions Acknowledgments financial support from German Ministry of Research and Technology (DFG project SCHR695/1-2) Atmel Germany, Heilbronn, Germany ST Microelectronics, Crolles, France MS 22

Additional slides Additional slides p n+ sgn ( N) G improved (most recently): x SCR = x: --------------------------------------------- r with r =.4....6 G works for any discrete point (no search direction required) and all regions of operation r (,1) can be easily adjusted to depletion capacitance value MS 23

Full regional approach: results Full regional approach: results electron velocity, internal collector resistance internal collector resistance: 1 r Ci = A E carrier velocity: v jc = L x 1 x bcc ---------------- dx qμ nci n w BC ---------------------------------------- 2( τ BC r Ci C jci ) τ BC includes collector charge modul. value close to physical (N C (x)!) v jc [1 7 cm/s], V B E [V] 1.9.8.7.6.5 V C E =.8V ad1lv_nge BJT v jc V B E r Ci τ mσ.4.1.1.1.1 1 1 J C [ma/μm 2 ] 3 25 2 15 1 5 r Ci [Ωμm 2 ], τ mσ [ps] increasing J C : w BC increases (V c > V lim ) r Ci decreases E jc decreases v jc decreases MS 24

Full regional approach: results Full regional approach: results electron velocity, internal collector resistance v jc [1 7 cm/s], V B E [V] 1.9.8.7.6.5.4.3.2 CED ad2lv HBT r Ci v jc V B E.1 τ mσ.1.1.1 1 1 J C [ma/μm 2 ] V C E =.8V 3 25 2 15 1 5 r Ci [Ωμm 2 ], τ mσ [ps] v jc [1 7 cm/s], V B E [V] 1.9.8.7.6.5.4.3.2.1 LEC HBT v jc V B E r Ci τ mσ.1.1.1 1 1 J C [ma/μm 2 ] V C E =.8V 3 25 2 15 1 5 r Ci [Ωμm 2 ], τ mσ [ps] increasing J C : w BC decreases (V c < V lim ) r Ci increases E jc decreases v jc decreases MS 25

Full regional approach: results Full regional approach: bias dependent widths BJT.14.1.12.9.1.8.8.7.6.4.2.6.5.4.3.2 -.2.1 -.4 1 2 3 4 5 6 7 1 2 3 4 5 6 7 MS 26

Full regional approach: results Full regional approach: bias dependent widths CED transistor.5.1.4.8.3.6.2.4.1.2.5 1 1.5 2 2.5 3.5 1 1.5 2 2.5 3 MS 27

Full regional approach: results Full regional approach: bias dependent widths LEC transistor.1.5.8.4.6.3.4.2.2.1.5 1 1.5 2 2.5 3.5 1 1.5 2 2.5 3 MS 28