ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

Similar documents
! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS Transistor I-V Characteristics and Parasitics

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias

MOSFET: Introduction

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Lecture 12: MOSFET Devices

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Integrated Circuits & Systems

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Lecture 4: CMOS Transistor Theory

Lecture 5: CMOS Transistor Theory

Lecture 3: CMOS Transistor Theory

MOS Transistor Theory

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

MOS Capacitors ECE 2204

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

MOS Transistor Theory

The Devices: MOS Transistors

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

ECE315 / ECE515 Lecture-2 Date:

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

ECE 342 Electronic Circuits. 3. MOS Transistors

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Device Models (PN Diode, MOSFET )

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

FIELD-EFFECT TRANSISTORS

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

EE105 - Fall 2006 Microelectronic Devices and Circuits

HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7

EE 560 MOS TRANSISTOR THEORY

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Lecture 11: MOS Transistor

EECS130 Integrated Circuit Devices

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today MOS MOS. Capacitor. Idea

EE105 - Fall 2005 Microelectronic Devices and Circuits

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Practice 3: Semiconductors

Metal-oxide-semiconductor field effect transistors (2 lectures)

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Lecture 11: MOSFET Modeling

Device Models (PN Diode, MOSFET )

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

MOS CAPACITOR AND MOSFET

Name: Answers. Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015

ECE 546 Lecture 10 MOS Transistors

Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)

Section 12: Intro to Devices

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Nanoscale CMOS Design Issues

VLSI Design The MOS Transistor

Microelectronics Part 1: Main CMOS circuits design rules

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

MOSFET Physics: The Long Channel Approximation

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

EE5311- Digital IC Design

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Course Administration. CPE/EE 427, CPE 527 VLSI Design I L04: MOS Transistors. Review: CMOS Process at a Glance

Chapter 4 Field-Effect Transistors

6.012 Electronic Devices and Circuits

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

Long Channel MOS Transistors

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

VLSI Design I; A. Milenkovic 1

The Intrinsic Silicon

N Channel MOSFET level 3

GaN based transistors

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

The Devices. Devices

ECE 340 Lecture 39 : MOS Capacitor II

The Devices. Jan M. Rabaey

Section 12: Intro to Devices

Lecture 04 Review of MOSFET

Lecture 12: MOS Capacitors, transistors. Context

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

MOS Transistor. EE141-Fall 2007 Digital Integrated Circuits. Review: What is a Transistor? Announcements. Class Material

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

ECE-305: Fall 2017 MOS Capacitors and Transistors

ECE 497 JS Lecture - 12 Device Technologies

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

6.012 Electronic Devices and Circuits

MOSFETs - An Introduction

Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

MOS Transistor Properties Review

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

Transcription:

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 6, 01 MOS Transistor Basics Today MOS Transistor Topology Threshold Operating Regions Resistive Saturation Velocity Saturation Subthreshold 1 Last Time Refinement 3 Depletion region excess carriers depleted 4 Body Contact No Field Fourth terminal Also effects fields Usually common across transistors V GS =0, V =0 5 6 1

Apply V GS >0 Channel Evolution Increasing Vgs Accumulate negative charge Repel holes (fill holes) + + + + + + + + - - - - - - - - - 7 8 Gate Capacitance Changes based on operating region. Happy if you treat as parallel plate Capacitor for HW4. Inversion Surface builds electrons Inverts to n-type Draws electrons from n + source 9 10 Threshold Voltage where strong inversion occurs threshold voltage φ Around ϕ F = φ T ln N A F n i Engineer by controlling doping (N A ) Resistive Region V GS >V T, V small C OX = ε OX t OX W C OX ( V V T )V 11 1

Resistive Region Linear (Resistive) Region V GS >V T, V small V GS fixed looks like resistor Current linear in V C OX = ε OX t OX W C OX ( V V T )V 13 14 Linear (Resistive) Region Blue curve marks transition from Linear to Saturation Channel Length (L) Channel Width (W) Oxide Thickness (T ox ) Dimensions 15 16 Preclass Preclass Ids for identical transistors in parallel? Ids for identical transistors in series? (Vds small) 17 18 3

Transistor Strength (W/L) S D Transistor Strength (W/L) S D C OX = ε OX t OX Shape dependence match Resistance intuition Wider = parallel resistors decrease R Longer = series resistors increase R R = ρl A W C OX ( V V T )V W C OX ( V V T )V 19 0 L drawn vs. L effective Channel Voltage Doping not perfectly straight Spreads under gate Effective L smaller than draw gate width Voltage varies along channel Think of channel as resistor 1 Preclass Voltage in Channel What is voltage in the middle of a resistive medium? (halfway between terminals) Think of channel as resistive medium Length = L Area = Width * Depth(inversion) What is voltage in the middle of the channel? L/ from S and D? 3 4 4

Channel Voltage Impact on Inversion Voltage varies along channel If think of channel as resistor Serves as a voltage divider between V S and V D What happens when Vgs=Vth? Vds=Vth? What is Vmiddle-Vs? 5 6 Channel Field Preclass 3 When voltage gap V G -V x drops below V TH, drops out of inversion What is Vm? Occurs when: V GS -V < V TH What does this mean about conduction? 7 8 Channel Field When voltage gap V G -V x drops below V T, drops out of inversion Occurs when: V GS -V < V T What is voltage at Vmiddle if conduction stops? What does that mean about conduction? Contradiction? Vg-Vx < Vt cutoff (no current) No current Vg-Vx=Vgs Vg-Vx=Vgs > Vt current flows 9 30 5

Way out? Channel Field Vg-Vx < Vt cutoff (no current) No current Vg-Vx=Vgs Vg-Vx=Vgs > Vt current flows Act like Vds at Vgs-Vt When voltage gap V G -V x drops below V T, drops out of inversion Occurs when: V GS -V < V T Channel is pinched off 31 3 Channel Field When voltage gap V G -V x drops below V T, drops out of inversion Occurs when: V GS -V < V T Channel is pinched off Current will flow, but cannot increase any further Pinch Off When voltage drops below V T, drops out of inversion Occurs when: V GS -V < V T Conclusion: current cannot increase with V once V > V GS -V T 33 34 Saturation Saturation In saturation, V -effecitve =V x = V GS -V T W C OX ( V V T )V Becomes: W C OX V V T ( ( ) V GS V T ) 35 V > V GS -V T W C OX V V T C OX ( ( ) V GS V T ) W L V GS V T [( ) ] 36 6

Saturation Region Blue curve marks transition from Linear to Saturation Preclass 3 What is electrical field in channel? L eff =5nm, V =1V Field = V /L Velocity: v=f*µ Electron mobility: µ n = 500 cm /V What is electron velocity? 37 38 Short Channel Model assumes carrier velocity increases with field Increases with voltage There is a limit to how fast carriers can move Limited by scattering to 10 5 m/s How relate to preclass 3 velocity? Encounter when channel short Modern processes, L is short enough S D Velocity Saturation Once velocity saturates: ν sat C OX W V GS V T V AT V AT Lν sat µ n 39 40 Velocity Saturation Below Threshold Transition from insulating to conducting is non-linear, but not abrupt Current does flow But exponentially dependent on V GS 41 4 7

W = I S e L Subthreshold V GS nkt / q 1 e V kt / q 1+ λv ( ) Subthreshold W/L dependence follow from resistor behavior (parallel, series) Not shown explicitly in text λ is a channel width modulation effect W = I S e L V GS nkt / q 1 e V kt / q S 1+ λv ( ) D 43 44 Subthreshold Slope Exponent in V GS determines how steep the turnoff is Every S Volts S = n kt ln( 10) Divide by 10 q W = I S e L V GS nkt / q 1 e V kt / q 1+ λv ( ) 45 Subthreshold Slope Exponent in V GS determines how steep the turnoff is Every S Volts (S not related to source) Divide by 10 S = n kt ln 10 q n depends on electrostatics n=1 S=60mV at Room Temp. (ideal) n=1.5 S=90mV Single gate structure showing S=90-110mV ( ) 46 vs. V GS Admin Text 3.3. highly recommend read Second half on Friday HW3 due Thursday HW4 out 47 48 8

3 Regions of operation for MOSFET Subthreshold Resistive Saturation Pinch Off Velocity Saturation Short channel Big Idea 49 9