EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

Similar documents
EE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

EE 330 Lecture 17. MOSFET Modeling CMOS Process Flow

EE 330 Class Seating

EE 330 Lecture 18. Small-signal Model (very preliminary) Bulk CMOS Process Flow

EE 434 Lecture 33. Logic Design

EE 330 Lecture 36. Digital Circuits. Transfer Characteristics of the Inverter Pair One device sizing strategy Multiple-input gates

EE 330 Lecture 37. Digital Circuits. Other Logic Families. Propagation Delay basic characterization Device Sizing (Inverter and multiple-input gates)

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

MOS Transistor. EE141-Fall 2007 Digital Integrated Circuits. Review: What is a Transistor? Announcements. Class Material

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

EE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files

EE 434 Lecture 34. Logic Design

EE105 - Fall 2006 Microelectronic Devices and Circuits

Announcements. EE105 - Fall 2005 Microelectronic Devices and Circuits. Lecture Material. MOS CV Curve. MOSFET Cross Section

MOS Transistor Theory

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter

Lecture 28 Field-Effect Transistors

ECE 546 Lecture 10 MOS Transistors

Course Administration. CPE/EE 427, CPE 527 VLSI Design I L04: MOS Transistors. Review: CMOS Process at a Glance

ECE 342 Electronic Circuits. 3. MOS Transistors

Important! EE141- Fall 2002 Lecture 5. CMOS Inverter MOS Transistor Model

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

VLSI Design I; A. Milenkovic 1

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

Exam 2 Fall How does the total propagation delay (T HL +T LH ) for an inverter sized for equal

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

EE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files - Design Rules

Lecture 5: CMOS Transistor Theory

FIELD-EFFECT TRANSISTORS

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE105 - Fall 2005 Microelectronic Devices and Circuits

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Lecture #23. Warning for HW Assignments and Exams: Make sure your writing is legible!! OUTLINE. Circuit models for the MOSFET

High-to-Low Propagation Delay t PHL

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Chapter 4 Field-Effect Transistors

Practice 3: Semiconductors

VLSI Design I; A. Milenkovic 1

ENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)

VLSI Design I; A. Milenkovic 1

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

EECS 141: FALL 05 MIDTERM 1

CMOS Inverter (static view)

6.012 Electronic Devices and Circuits Spring 2005

ECE 342 Electronic Circuits. Lecture 35 CMOS Delay Model

Lecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 20, 2003

Field-Effect (FET) transistors

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

4.10 The CMOS Digital Logic Inverter

Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

CMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

ECE 342 Solid State Devices & Circuits 4. CMOS

Lecture 4: CMOS Transistor Theory

Lecture 3: CMOS Transistor Theory

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Lecture 12: MOSFET Devices

B.Supmonchai June 26, q Introduction of device basic equations. q Introduction of models for manual analysis.

Integrated Circuits & Systems

MOS Transistor I-V Characteristics and Parasitics

MOSFET: Introduction

Lecture 14 - Digital Circuits (III) CMOS. April 1, 2003

VLSI Design I; A. Milenkovic 1

Lecture 010 ECE4430 Review I (12/29/01) Page 010-1

Lecture 12 Circuits numériques (II)

Designing Information Devices and Systems II Spring 2018 J. Roychowdhury and M. Maharbiz Discussion 1A

ECE606: Solid State Devices Lecture 22 MOScap Frequency Response MOSFET I-V Characteristics

Lecture 17 Field-Effect Transistors 2

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

P-MOS Device and CMOS Inverters

VLSI Design The MOS Transistor

ECE321 Electronics I

EE40 Lec 20. MOS Circuits

EE105 Fall 2014 Microelectronic Devices and Circuits

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

CPE/EE 427, CPE 527 VLSI Design I L06: CMOS Inverter, CMOS Logic Gates. Course Administration. CMOS Inverter: A First Look

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

Lecture 5: DC & Transient Response

CMOS Inverter: CPE/EE 427, CPE 527 VLSI Design I L06: CMOS Inverter, CMOS Logic Gates. Course Administration. CMOS Properties.

4.4 The MOSFET as an Amp and Switch

ECE 497 JS Lecture - 12 Device Technologies

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Pluging in values for the parameters from table 6.1 we obtain switching resistance,

EE141-Fall 2011 Digital Integrated Circuits

Biasing the CE Amplifier

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

EE 505. Lecture 11. Offset Voltages DAC Design

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

ELEC 3908, Physical Electronics, Lecture 27. MOSFET Scaling and Velocity Saturation

N-type Transistor CS/ECE 5710/6710. Vgs Forms a Channel. Another Cutaway View. MOS Capacitor

FET Small-Signal Analysis

Transcription:

EE 330 Lecture 16 MOFET Modeling CMO Process Flow

Review from Last Lecture Limitations of Existing Models V V OUT V OUT V?? V IN V OUT V IN V IN V witch-level Models V imple square-law Model Logic ate V V BIA V OUT witch-level Models imple square-law Model } Voltage ain Input/Output Relationship? V IN Voltage Amplifier

Review from Last Lecture Model Extensions 300 I 250 200 150 100 50 V A 1 0 0 1 2 3 4 5 V Projections intersect V axis at same point, termed Early Voltage Typical values from -20V to -200V Usually use parameter λ instead of V A in MO model

Review from Last Lecture Model Extensions 300 250 200 Id 150 100 50 0 0 1 2 3 4 0 V VT W V I μcox V VT V V VT V V VT L 2 W 2 μcox V VT 1 V V VT V V VT 2L Note: This introduces small discontinuity (not shown) in model at AT/Triode transition Vds

Review from Last Lecture

Model Extension ummary I I B 0 0 0 V V T W V L 2 W 2 μc V V 1 V V V V V V 2L I μc V V V V V V V V OX T T T OX T T T V T V T0 V B Model Parameters : {μ,c OX,V T0,φ,γ,λ} esign Parameters : {W,L} but only one degree of freedom W/L

Id Operation Regions by Applications I 300 250 200 150 100 50 Triode Region aturation Region Analog Circuits Cutoff Region 0 0 1 2 3 4 5 Vds igital Circuits V Most analog circuits operate in the saturation region (basic VVR operates in triode and is an exception) Most digital circuits operate in triode and cutoff regions and switch between these two with Boolean inputs

Model Extension (short devices) 0 V V T W V L 2 W 2L I μc V V V V V V V V OX T T T 2 μc V V V V V V V OX T T T As the channel length becomes very short, velocity saturation will occur in the channel and this will occur with electric fields around 2V/u. o, if a gate length is around 1u, then voltages up to 2V can be applied without velocity saturation. But, if gate length decreases and voltages are kept high, velocity saturation will occur 0 V V T W I μc V V V V V V V OX T T 1 L 1 W μc V V V V V V 2 OX T T 1 L V 2 2 2 V α is the velocity saturation index, 2 α 1 T T 2

Model Extension (short devices) 0 V V T W I μc V V V V V V V OX T T 1 L 1 W μc V V V V V V 2 OX T T 1 L V 2 2 2 V α is the velocity saturation index, 2 α 1 T T 2 No longer a square-law model (some term it an α-power model) For long devices, α=2 Channel length modulation (λ) and bulk effects can be added to the velocity aturation as well egrading of α is not an attractive limitation of the MOFET

Model Extension (BIM model)

Model Errors with ifferent W/L Values I Actual Modeled with one value of L, W Modeled with another value of L, W V 3 V 2 V 1 V Binning models can improve model accuracy

BIM Binning Model - Bin on device sizes - multiple BIM models! With 32 bins, this model has 3040 model parameters!

Model Changes with Process Variations (n-ch characteristics shown) I TT F or FF (Fast n, slow p or Fast n, fast p ) or F (low n, slow p or low n, fast p ) V 3 V 2 V 1 V Corner models can improve model accuracy

BIM Corner Models with Binning - Often 4 corners in addition to nominal TT, FF, F, F, and - bin on device sizes With 32 size bins and 4 corners, this model has 15,200 model parameters!

How many models of the MOFET do we have? witch-level model (2) quare-law model quare-law model (with λ and bulk additions) α-law model (with λ and bulk additions) BIM model BIM model (with binning extensions) BIM model (with binning extensions and process corners)

The Modeling Challenge I Actual Modeled with one model V 3 (and W/L variations or Process Variations) Local Agreement with Any Model V 2 (and W/L variations or Process Variations) V 1 (and W/L variations or Process Variations) V (and W/L variations or Process Variations) I I V I = f V,V 1 I = f V,V 2 I = f V,V B 3 V I B V B = 0 ifficult to obtain analytical functions that accurately fit actual devices over bias, size, and process variations

Model tatus imple dc Model quare-law Model mall ignal Better Analytical dc Model ophisticated Model for Computer imulations BIM Model quare-law Model (with extensions for λ,γ effects) hort-channel α-law Model Frequency ependent mall ignal impler dc Model witch-level Models Ideal switches R W and C

In the next few slides, the models we have developed will be listed and reviewed quare-law Model witch-level Models Extended quare-law model hort-channel model BIM Model BIM Binning Model Corner Models

quare-law Model I V 4 V 3 V V 2 V 1 0 V V T W V L 2 W 2L I μc V V V V V V V V OX T T T 2 μc V V V V V V V OX T T T Model Parameters : {μ,c OX,V T0 } esign Parameters : {W,L} but only one degree of freedom W/L

witch-level Models rain ate ource R W C V witch closed for V = 1 witch-level model including gate capacitance and drain resistance C and R W dependent upon device sizes and process For minimum-sized devices in a 0.5u process 2KΩ n channel C 1.5fF R sw 6KΩ p channel Considerable emphasis will be placed upon device sizing to manage C and R W Model Parameters : {C,R W }

Extended quare-law Model I I B 0 0 0 V V T W V L 2 W 2 μc V V 1 V V V V V V 2L I μc V V V V V V V V OX T T T OX T T T V T V T0 V B Model Parameters : {μ,c OX,V T0,φ,γ,λ} esign Parameters : {W,L} but only one degree of freedom W/L

hort-channel Model 0 V V T W I μc V V V V V V V OX T T 1 L 1 W μc V V V V V V 2 OX T T 1 L V 2 2 2 V T T 2 α is the velocity saturation index, 2 α 1 Channel length modulation (λ) and bulk effects can be added to the velocity aturation as well

BIM model Note this model has 95 model parameters!

BIM Binning Model - Bin on device sizes - multiple BIM models! With 32 bins, this model has 3040 model parameters!

BIM Corner Models - Often 4 corners in addition to nominal TT, FF, F, F, and - five different BIM models! TT: typical-typical FF: fast n, fast p F: fast n, slow p F: slow n, fast p : slow n, slow p With 4 corners, this model has 475 model parameters!

Accuracy Complexity Hierarchical Model Comparisons BIM Binning Models Analytical Numerical (for simulation only) L Number of Model Parameters BIM Models Number of Model Parameters quare-law Models Number of Model Parameters witch-level Models Approx 3000 (for 30 bins) Approx 100 3 to 6 W Number of Model Parameters 0 to 2

Corner Models Basic Model FF (Fast n, Fast p) F (Fast n, low p) TT Typical-Typical F (low n, Fast p) (low n, low p) Corner Model Applicable at any level in model hierarchy (same model, different parameters) Often 4 corners (FF, F, F, ) used but sometimes many more esigners must provide enough robustness so good yield at all corners

n-channel. p-channel modeling ource ate rain Bulk I 3 V 4 2.5 n-channel MOFET 2 1.5 1 V 3 V 2 0.5 0 0 1 2 3 4 5 V 4 3 2 1 V 1 V V V V > 0 V B (for enhancement devices) I V I I B B V B V 0 V VTn W V L 2 W 2L I =I =0 I μ C V V V V V V V V n OX Tn Tn Tn B 2 μ C V V V V V V V n OX Tn Tn Tn Positive V and V cause a positive I

Bulk ource n-channel. p-channel modeling ate rain (for enhancement devices) VTp 0 p-channel MOFET V I I B I B V B B V 0 V V Tp W V L 2 W 2L I =I =0 I -μ C V V V V V V V V p OX Tp Tp Tp B 2 -μ C V V V V V V V p OX Tp Tp Tp Negative V and V cause a negative I Functional form of models are the same, just sign differences and some parameter differences (usually mobility is the most important)

Bulk ource n-channel. p-channel modeling ate rain (for enhancement devices) VTp 0 p-channel MOFET B 0 V V Tp W V L 2 W 2L I =I =0 I -μ C V V V V V V V V p OX Tp Tp Tp B 2 -μ C V V V V V V V p OX Tp Tp Tp V I I B I B V B V V I B I B -I V B V Actually should use C OXp and C OXn but they are usually almost identical in most processes μ n 3μ p May choose to model I which will be nonnegative

n-channel. p-channel modeling Bulk ource ate rain V I I B I B V B V p-channel MOFET (for enhancement devices) 0 V V Tp W V L 2 W 2L I =I =0 I -μ C V V V V V V V V p OX Tp Tp Tp B 2 -μ C V V V V V V V p OX Tp Tp Tp Alternate equivalent representation 0 V V Tp W V L 2 W 2L I =I =0 B These look like those for the n-channel device but with I μ C V V V V V V V V p OX Tp Tp Tp 2 μ C V V V V V V V p OX Tp Tp Tp

n-channel. p-channel modeling B B I V I I B B V B V V I B I B V B V I I 3 2.5 2 1.5 V 4 V 3 Models essentially the same with different signs and model parameters 1 V 2 0.5 0 V 1 0 1 2 3 4 5 V V V4 V3 V2 V 1> 0 0 V VTn W V L 2 W 2 μ C V V V V V V V 2L I =I =0 I μ C V V V V V V V V n OX Tn Tn Tn B n OX Tn Tn Tn 0 V V Tp W V L 2 W 2L I =I =0 I -μ C V V V V V V V V p OX Tp Tp Tp B 2 -μ C p OX V VTp V VTp V V VTp

Model Relationships etermine R W and C for an n-channel MOFET from square-law model In the 0.5u CMO process if L=1u, W=1u (Assume μc OX =100μAV -2, C OX =2.5fFu -2,V T0 =1V, V =3.5V, V =0) 0 V V T W V L 2 W 2L I μc V V V V V V V V OX T T T 2 μc V V V V V V V OX T T T when W is on, operation is deep triode

Model Relationships etermine R W and C for an n-channel MOFET from square-law model In the 0.5u CMO process if L=1u, W=1u (Assume μc OX =100μAV -2, C OX =2.5fFu -2,V T0 =1V, V =3.5V, V =0) When on operating in deep triode W V W L 2 L I μc V V V μc V V V OX T OX T V 1 1 R = 4K Q I W 1 V =V μc V V ( E 4) 3. 5 1 OX T L V =3.5V 1 C = C OX WL = (2.5fFµ -2 )(1µ 2 ) = 2.5fF

Model Relationships etermine R W and C for an p-channel MOFET from square-law model In the 0.5u CMO process if L=1u, W=1u ( C OX =2.5fFu -2,V T0 =1V, V =3.5V, V =0) Observe µ n \ µ p 3 0 V V T W V L 2 W 2L -I μc V V V V V V V V OX T T T 2 μc V V V V V V V OX T T T When W is on, operation is deep triode

Model Relationships etermine R W and C for an p-channel MOFET from square-law model In the 0.5u CMO process if L=1u, W=1u ( C OX =2.5fFu -2,V T0 =1V, V =3.5V, V =0) Observe µ n \ µ p 3 W V W L 2 L -I μ C V V V μ C V V V p OX T p OX T -V 1 1 R = 12K Q -I W 1 1 V =V μ C V V ( 4) 3. 5 1 p OX T L E V =3.5V 3 1 C = C OX WL = (2.5fFµ -2 )(1µ 2 ) = 2.5fF Observe the resistance of the p-channel device is approximately 3 times larger than that of the n-channel device for same bias and dimensions!

End of Lecture 16