DM74LS240 DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

Similar documents
DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

74LS240 / 74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

DM74LS02 Quad 2-Input NOR Gate

DM74LS08 Quad 2-Input AND Gates

74FR244 Octal Buffer/Line Driver with 3-STATE Outputs

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

DM74LS670 3-STATE 4-by-4 Register File

74F240 74F241 74F244 Octal Buffers/Line Drivers with 3-STATE Outputs

DM74LS05 Hex Inverters with Open-Collector Outputs

74F539 Dual 1-of-4 Decoder with 3-STATE Outputs

74F Bit Random Access Memory with 3-STATE Outputs


DM7404 Hex Inverting Gates

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

74F Bit D-Type Flip-Flop

MM74HC244 Octal 3-STATE Buffer

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

DM74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Connection Diagram. Logic Diagram. Function Table (Each Latch)

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs

74F537 1-of-10 Decoder with 3-STATE Outputs

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

74F579 8-Bit Bidirectional Binary Counter with 3-STATE Outputs

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

74AC153 74ACT153 Dual 4-Input Multiplexer

MM74HC573 3-STATE Octal D-Type Latch

74VHC541 Octal Buffer/Line Driver with 3-STATE Outputs

74LVX374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

74F652 Transceivers/Registers

MM74HC373 3-STATE Octal D-Type Latch

MM74HC373 3-STATE Octal D-Type Latch

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC251 8-Channel 3-STATE Multiplexer

74VHC573 Octal D-Type Latch with 3-STATE Outputs

74LVQ138 Low Voltage 1-of-8 Decoder/Demultiplexer

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

CD4028BC BCD-to-Decimal Decoder

74F153 Dual 4-Input Multiplexer

Excellent Integrated System Limited

74F843 9-Bit Transparent Latch

74F30 8-Input NAND Gate

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74VHC373 Octal D-Type Latch with 3-STATE Outputs

74FR74 74FR1074 Dual D-Type Flip-Flop

74F283 4-Bit Binary Full Adder with Fast Carry

74F382 4-Bit Arithmetic Logic Unit

74VHC125 Quad Buffer with 3-STATE Outputs

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

74VHC244 Octal Buffer/Line Driver with 3-STATE Outputs

MM74HC00 Quad 2-Input NAND Gate

74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs

CD4028BC BCD-to-Decimal Decoder

74F269 8-Bit Bidirectional Binary Counter

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC08 Quad 2-Input AND Gate

MM74C373 MM74C374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM82C19 16-Line to 1-Line Multiplexer

MM74HC32 Quad 2-Input OR Gate

74VHCT373A Octal D-Type Latch with 3-STATE Outputs

74ACT825 8-Bit D-Type Flip-Flop

MM74HC139 Dual 2-To-4 Line Decoder

74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

Excellent Integrated System Limited

DM Bit Addressable Latch

CD4024BC 7-Stage Ripple Carry Binary Counter

74LVX174 Low Voltage Hex D-Type Flip-Flop with Master Reset

74AC169 4-Stage Synchronous Bidirectional Counter

74F175 Quad D-Type Flip-Flop

74F139 Dual 1-of-4 Decoder/Demultiplexer

74F109 Dual JK Positive Edge-Triggered Flip-Flop

CD4013BC Dual D-Type Flip-Flop

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

74AC08 74ACT08 Quad 2-Input AND Gate

MM74HC138 3-to-8 Line Decoder

MM74C906 Hex Open Drain N-Channel Buffers

74LVX273 Low Voltage Octal D-Type Flip-Flop

MM74HCT138 3-to-8 Line Decoder

74VHC138 3-to-8 Decoder/Demultiplexer

74F174 Hex D-Type Flip-Flop with Master Reset


CD4049UBC CD4050BC Hex Inverting Buffer Hex Non-Inverting Buffer

MM74HCT08 Quad 2-Input AND Gate

DM74LS154 4-Line to 16-Line Decoder/Demultiplexer

74VHC393 Dual 4-Bit Binary Counter

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

74F379 Quad Parallel Register with Enable

MM74C14 Hex Schmitt Trigger

MM74HC154 4-to-16 Line Decoder

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders

CD40106BC Hex Schmitt Trigger


Transcription:

Octal 3-STATE Buffer/Line Driver/Line Receiver General Description These buffers/line drivers are designed to improve both the performance and PC board deity of 3-STATE buffers/ drivers employed as memory-address drivers, clock drivers, and bus-oriented tramitters/receivers. Featuring 400 mv of hysteresis at each low current PNP data line input, they provide improved noise rejection and high fanout outputs and can be used to drive terminated lines down to 133Ω. Ordering Code: Features August 1986 Revised March 2000 3-STATE outputs drive bus lines directly PNP inputs reduce DC loading on bus lines Hysteresis at data inputs improves noise margi Typical I OL (sink current) 24 ma Typical I OH (source current) 15 ma Typical propagation delay times Inverting 10.5 Noninverting 12 Typical enable/disable time 18 Typical power dissipation (enabled) Inverting 130 mw Noninverting 135 mw Order Number Package Number Package Description DM74LS240WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide DM74LS240SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide DM74LS240N N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide DM74LS241WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide DM74LS241N N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code. Connection Diagrams Octal 3-STATE Buffer/Line Driver/Line Receiver DM74LS240 DM74LS241 2000 Fairchild Semiconductor Corporation DS006411 www.fairchildsemi.com

Function Tables DM74LS240 Inputs Output G A Y L L H L H L H X Z L = LOW Logic Level H = HIGH Logic Level X = Either LOW or HIGH Logic Level Z = High Impedance DM74LS241 Inputs Outputs G G 1A 2A 1Y 2Y X L L X L X L H X H X H X X Z H X X L L H X X H H L X X X Z www.fairchildsemi.com 2

Absolute Maximum Ratings(Note 1) Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range 0 C to +70 C Storage Temperature Range 65 C to +150 C Recommended Operating Conditio Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditio table will define the conditio for actual device operation. Symbol Parameter Min Nom Max Units V CC Supply Voltage 4.75 5 5.25 V V IH HIGH Level Input Voltage 2 V V IL LOW Level Input Voltage 0.8 V I OH HIGH Level Output Current 15 ma I OL LOW Level Output Current 24 ma T A Free Air Operating Temperature 0 70 C Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Typ Symbol Parameter Conditio Min (Note 2) Max Units V I Input Clamp Voltage V CC = Min, I I = 18 ma 1.5 V HYS Hysteresis (V T+ V T ) Data Inputs Only V CC = Min 0.2 0.4 V V OH HIGH Level Output Voltage V CC = Min, V IH = Min V IL = Max, I OH = 1 ma 2.7 V CC = Min, V IH = Min V IL = Max, I OH = 3 ma 2.4 3.4 V V CC = Min, V IH = Min V IL = 0.5V, I OH = Max 2 V OL LOW Level Output Voltage V CC = Min I OL = 12 ma 0.4 V IL = Max V I OL = Max 0.5 V IH = Min I OZH Off-State Output Current, V CC = Max HIGH Level Voltage Applied V IL = Max V O = 2.7V 20 µa I OZL Off-State Output Current, V IH = Min LOW Level Voltage Applied V O = 0.4V 20 µa I I Input Current at Maximum V CC = Max Input Voltage V I = 7V 0.1 ma I IH HIGH Level Input Current V CC = Max, V I = 2.7V 20 µa I IL LOW Level Input Current V CC = Max, V I = 0.4V 0.2 ma I OS Short Circuit Output Current V CC = Max (Note 3) 40 225 ma I CC Supply Current V CC = Max, Outputs HIGH 13 23 Outputs OPEN 26 44 Outputs LOW 27 46 ma Outputs Disabled 29 50 32 54 Note 2: All typicals are at V CC = 5V, T A = 25 C. Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second. 3 www.fairchildsemi.com

Switching Characteristics at V CC = 5V and T A = 25 C Symbol Parameter Conditio Max Units t PLH Propagation Delay Time C L = 45 pf DM74LS240 14 LOW-to-HIGH Level Output R L = 667Ω DM74LS241 18 t PHL Propagation Delay Time C L = 45 pf DM74LS240 18 HIGH-to-LOW Level Output R L = 667Ω DM74LS241 18 t PZL Output Enable Time C L = 45 pf DM74LS240 30 to LOW Level R L = 667Ω DM74LS241 30 t PZH Output Enable Time C L = 45 pf DM74LS240 23 to HIGH Level R L = 667Ω DM74LS241 23 t PLZ Output Disable Time C L = 5 pf DM74LS240 25 from LOW Level R L = 667Ω DM74LS241 25 t PHZ Output Disable Time C L = 5 pf DM74LS240 18 from HIGH Level R L = 667Ω DM74LS241 18 t PLH Propagation Delay Time C L = 150 pf DM74LS240 18 LOW-to-HIGH Level Output R L = 667Ω DM74LS241 21 t PHL Propagation Delay Time C L = 150 pf DM74LS240 22 HIGH-to-LOW Level Output R L = 667Ω DM74LS241 22 t PZL Output Enable Time C L = 150 pf DM74LS240 33 to LOW Level R L = 667Ω DM74LS241 33 t PZH Output Enable Time C L = 150 pf DM74LS240 26 to HIGH Level R L = 667Ω DM74LS241 26 www.fairchildsemi.com 4

Physical Dimeio inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M20B 5 www.fairchildsemi.com

Physical Dimeio inches (millimeters) unless otherwise noted (Continued) 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Description M20D www.fairchildsemi.com 6

Physical Dimeio inches (millimeters) unless otherwise noted (Continued) 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A Octal 3-STATE Buffer/Line Driver/Line Receiver Fairchild does not assume any respoibility for use of any circuitry described, no circuit patent licees are implied and Fairchild reserves the right at any time without notice to change said circuitry and specificatio. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with itructio for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com 7 www.fairchildsemi.com