The 74LVC2G32 provides a 2-input OR gate function.

Similar documents
The 74LVC1G02 provides the single 2-input NOR function.

Dual bus buffer/line driver; 3-state

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

74LVC2G02. 1 General description. 2 Features and benefits. Dual 2-input NOR gate

Dual buffer/line driver; 3-state

74LVC2G00DP -40 C to +125 C TSSOP8 plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

The 74LVC1G11 provides a single 3-input AND gate.

The 74LV08 provides a quad 2-input AND function.

Dual buffer/line driver; 3-state

Single Schmitt trigger buffer

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

The 74LV08 provides a quad 2-input AND function.

74LVC1G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

74HC2G08-Q100; 74HCT2G08-Q100

Low-power triple buffer with open-drain output

Low-power dual Schmitt trigger inverter

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

The 74AUP2G34 provides two low-power, low-voltage buffers.

Dual buffer/line driver; 3-state

74HC1G32-Q100; 74HCT1G32-Q100

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

The 74AXP1G04 is a single inverting buffer.

Triple inverting Schmitt trigger

74AHC1G00; 74AHCT1G00

The 74LV32 provides a quad 2-input OR function.

74HC1G02-Q100; 74HCT1G02-Q100

The 74LVC1G11 provides a single 3-input AND gate.

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

Bus buffer/line driver; 3-state

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

Low-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter.

Triple inverting Schmitt trigger with 5 V tolerant input

74HC30-Q100; 74HCT30-Q100

The 74LVC10A provides three 3-input NAND functions.

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

74LVC1G04. 1 General description. 2 Features and benefits. Single inverter

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

Low-power 2-input NAND gate. The 74AUP1G00 provides the single 2-input NAND function.

Low-power dual supply translating buffer

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74AHC2G126; 74AHCT2G126

4-bit magnitude comparator

2-input single supply translating NAND gate

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

Low-power configurable multiple function gate

Low-power configurable multiple function gate

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC03-Q100; 74HCT03-Q100

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

Low-power dual 2-input NAND gate; open drain

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Dual 2-input NOR gate

Hex inverter with open-drain outputs

Ultra-configurable multiple function gate; 3-state

74LVC2G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

74HC3G04; 74HCT3G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Triple inverter

NXP 74HC_HCT1G00 2-input NAND gate datasheet

Low-power 3-input AND gate. The 74AUP1G11 provides a low-power, low-voltage single 3-input AND gate.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

Low-power inverter with open-drain output

Low-power buffer/line driver; 3-state

74HC153-Q100; 74HCT153-Q100

74LVC1G125-Q100. Bus buffer/line driver; 3-state

Low-power buffer with voltage-level translator

Low-power 2-input AND gate with open-drain

Buffer with open-drain output

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

Low-power 2-input NAND Schmitt trigger

74LVC1G General description. 2 Features and benefits. Single 2-input multiplexer

74HC151-Q100; 74HCT151-Q100

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

Single dual-supply translating 2-input OR with strobe

74HC08-Q100; 74HCT08-Q100

3-to-8 line decoder, demultiplexer with address latches

Temperature range Name Description Version 74LVC1G17GW -40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Low-power inverter with open-drain output

74HC280; 74HCT bit odd/even parity generator/checker

74AHC1G14; 74AHCT1G14

Dual supply configurable multiple function gate

Low-power unbuffered inverter. The 74AUP1GU04 provides the single unbuffered inverting gate.

7-stage binary ripple counter

Inverter with open-drain output

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74AUP1G04. 1 General description. 2 Features and benefits. Low-power inverter

74LVC125A. 1. General description. 2. Features and benefits. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

74AHC2G241; 74AHCT2G241

Single supply translating buffer/line driver; 3-state

Transcription:

Rev. 11 8 pril 2013 Product data sheet 1. General description The provides a 2-input OR gate function. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V and 5 V environment. This device is fully specified for partial power-down applications using I OFF. The I OFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down. 2. Features and benefits Wide supply voltage range from 1.65 V to 5.5 V 5 V tolerant outputs in the Power-down mode High noise immunity 24 m output drive (V CC =3.0V) CMOS low power consumption Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8-B/JESD36 (2.7 V to 3.6 V) Latch-up performance exceeds 250 m Direct interface with TTL levels Inputs accept voltages up to 5 V ESD protection: HBM JESD22-114F exceeds 2000 V MM JESD22-115- exceeds 200 V Multiple package options Specified from 40 C to +85 C and 40 C to+125 C

3. Ordering information Table 1. Type number 4. Marking Ordering information Package Temperature range Name Description Version DP 40 C to +125 C TSSOP8 plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm DC 40 C to +125 C VSSOP8 plastic very thin shrink small outline package; 8 leads; body width 2.3 mm GT 40 C to +125 C XSON8 plastic extremely thin small outline package; no leads; 8 terminals; body 1 1.95 0.5 mm GF 40 C to +125 C XSON8 extremely thin small outline package; no leads; 8 terminals; body 1.35 1 0.5 mm GD 40 C to +125 C XSON8 plastic extremely thin small outline package; no leads; 8 terminals; body 3 2 0.5 mm GM 40 C to +125 C XQFN8 plastic, extremely thin quad flat package; no leads; 8 terminals; body 1.6 1.6 0.5 mm GN 40 C to +125 C XSON8 extremely thin small outline package; no leads; 8 terminals; body 1.2 1.0 0.35 mm GS 40 C to +125 C XSON8 extremely thin small outline package; no leads; 8 terminals; body 1.35 1.0 0.35 mm SOT505-2 SOT765-1 SOT833-1 SOT1089 SOT996-2 SOT902-2 SOT1116 SOT1203 Table 2. Marking codes Type number Marking code [1] DP V32 DC V32 GT V32 GF VG GD V32 GM V32 GN VG GS VG [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 2 of 21

5. Functional diagram 1 1B 2 2B 1Y 2Y 1 1 001aah791 001aah792 Fig 1. Logic symbol Fig 2. IEC logic symbol B Y mna166 Fig 3. Logic diagram (one gate) 6. Pinning information 6.1 Pinning 1 1 8 V CC 1B 2 7 1Y 1 1 8 V CC 2Y 3 6 2B 1B 2 7 1Y 2Y 3 6 2B GND 4 5 2 GND 4 5 2 001aab743 001aab742 Transparent top view Fig 4. Pin configuration SOT505-2 and SOT765-1 Fig 5. Pin configuration SOT833-1, SOT1089, SOT1116 and SOT1203 ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 3 of 21

terminal 1 index area VCC 1Y 1 8 7 1 1 1B 1 2 8 7 V CC 1Y 2B 2 6 1B 2Y 3 6 2B 2 3 4 5 2Y GND 4 5 2 001aai244 GND 001aae994 Transparent top view Transparent top view Fig 6. Pin configuration SOT996-2 Fig 7. Pin configuration SOT902-2 Table 3. 6.2 Pin description Pin description Symbol Pin Description SOT505-2, SOT765-1, SOT833-1, SOT1089, SOT902-2 SOT996-2, SOT1116 and SOT1203 1, 2 1, 5 7, 3 data input 1B, 2B 2, 6 6, 2 data input GND 4 4 ground (0 V) 1Y, 2Y 7, 3 1, 5 data output V CC 8 8 supply voltage 7. Functional description Table 4. Function table [1] Input Output n nb ny L L L L H H H L H H H H [1] H = HIGH voltage level; L = LOW voltage level. ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 4 of 21

8. Limiting values Table 5. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +6.5 V V I input voltage [1] 0.5 +6.5 V V O output voltage ctive mode [1] 0.5 V CC + 0.5 V Power-down mode [2] 0.5 +6.5 V I IK input clamping current V I <0V 50 - m I OK output clamping current V O <0V or V O >V CC - 50 m I O output current V O =0VtoV CC - 50 m I CC supply current - 100 m I GND ground current 100 - m T stg storage temperature 65 +150 C P tot total power dissipation T amb = 40 C to +125 C [3] - 300 mw [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] When V CC = 0 V (Power-down mode), the output voltage can be 5.5 V in normal condition. [3] For TSSOP8 package: above 55 C the value of P tot derates linearly with 2.5 mw/k. For VSSOP8 package: above 110 C the value of P tot derates linearly with 8 mw/k. For XSON8 and XQFN8 packages: above 118 C the value of P tot derates linearly with 7.8 mw/k. 9. Recommended operating conditions Table 6. Operating conditions Symbol Parameter Conditions Min Max Unit V CC supply voltage 1.65 5.5 V V I input voltage 0 5.5 V V O output voltage ctive mode 0 V CC V Power-down mode 0 5.5 V T amb ambient temperature 40 +125 C t/ V input transition rise and fall rate V CC =1.65V to2.7v - 20 ns/v V CC = 2.7 V to 5.5 V - 10 ns/v ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 5 of 21

10. Static characteristics Table 7. Static characteristics t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +85 C [1] V IH HIGH-level input voltage V CC = 1.65 V to 1.95 V 0.65 V CC - - V V CC = 2.3 V to 2.7 V 1.7 - - V V CC = 2.7 V to 3.6 V 2.0 - - V V CC = 4.5 V to 5.5 V 0.7 V CC - - V V IL LOW-level input voltage V CC = 1.65 V to 1.95 V - - 0.35 V CC V V CC = 2.3 V to 2.7 V - - 0.7 V V CC = 2.7 V to 3.6 V - - 0.8 V V CC = 4.5 V to 5.5 V - - 0.3 V CC V V OH HIGH-level output voltage V I =V IH or V IL I O = 100 ; V CC = 1.65 V to 5.5 V V CC 0.1 - - V I O = 4 m; V CC =1.65V 1.2 1.53 - V I O = 8 m; V CC = 2.3 V 1.9 2.13 - V I O = 12 m; V CC = 2.7 V 2.2 2.50 - V I O = 24 m; V CC = 3.0 V 2.3 2.60 - V I O = 32 m; V CC = 4.5 V 3.8 4.10 - V V OL LOW-level output voltage V I = V IH or V IL I O = 100 ; V CC = 1.65 V to 5.5 V - - 0.1 V I O = 4 m; V CC = 1.65 V - 0.08 0.45 V I O = 8 m; V CC = 2.3 V - 0.14 0.3 V I O = 12 m; V CC = 2.7 V - 0.19 0.4 V I O = 24 m; V CC = 3.0 V - 0.37 0.55 V I O = 32 m; V CC = 4.5 V - 0.43 0.55 V I I input leakage current V I = 5.5 V or GND; V CC =0Vto5.5V - 0.1 5 I OFF power-off leakage current V I or V O = 5.5 V; V CC = 0 V - 0.1 10 I CC supply current V I = 5.5 V or GND; - 0.1 10 V CC =1.65Vto5.5V; I O =0 I CC additional supply current per pin; V I = V CC 0.6 V; I O = 0 ; - 5 500 V CC = 2.3 V to 5.5 V C i input capacitance - 2.5 - pf T amb = 40 C to +125 C V IH HIGH-level input voltage V CC = 1.65 V to 1.95 V 0.65 V CC - - V V CC = 2.3 V to 2.7 V 1.7 - - V V CC = 2.7 V to 3.6 V 2.0 - - V V CC = 4.5 V to 5.5 V 0.7 V CC - - V V IL LOW-level input voltage V CC = 1.65 V to 1.95 V - - 0.35 V CC V V CC = 2.3 V to 2.7 V - - 0.7 V V CC = 2.7 V to 3.6 V - - 0.8 V V CC = 4.5 V to 5.5 V - - 0.3 V CC V ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 6 of 21

Table 7. Static characteristics continued t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit V OH HIGH-level output voltage V I =V IH or V IL V OL LOW-level output voltage V I = V IH or V IL [1] ll typical values are measured at T amb = 25 C. 11. Dynamic characteristics I O = 100 ; V CC = 1.65 V to 5.5 V V CC 0.1 - - V I O = 4 m; V CC = 1.65 V 0.95 - - V I O = 8 m; V CC = 2.3 V 1.7 - - V I O = 12 m; V CC = 2.7 V 1.9 - - V I O = 24 m; V CC = 3.0 V 2.0 - - V I O = 32 m; V CC = 4.5 V 3.4 - - V I O = 100 ; V CC = 1.65 V to 5.5 V - - 0.1 V I O = 4 m; V CC = 1.65 V - - 0.70 V I O = 8 m; V CC = 2.3 V - - 0.45 V I O = 12 m; V CC = 2.7 V - - 0.60 V I O = 24 m; V CC = 3.0 V - - 0.80 V I O = 32 m; V CC = 4.5 V - - 0.80 V I I input leakage current V I = 5.5 V or GND; V CC =0Vto5.5V - - 20 I OFF power-off leakage current V I or V O = 5.5 V; V CC = 0 V - - 20 I CC supply current V I = 5.5 V or GND; V CC =1.65Vto5.5V; I O =0 I CC additional supply current per pin; V I = V CC 0.6 V; I O = 0 ; V CC = 2.3 V to 5.5 V - - 40 - - 5000 Table 8. Dynamic characteristics Voltages are referenced to GND (ground 0 V); for test circuit see Figure 9. Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max t pd propagation delay n, nb to ny; see Figure 8 [2] V CC = 1.65 V to 1.95 V 1.3 3.9 8.8 1.3 11 ns V CC = 2.3 V to 2.7 V 0.8 2.4 4.7 0.8 5.9 ns V CC = 2.7 V 0.8 2.7 4.8 0.8 6.0 ns V CC = 3.0 V to 3.6 V 0.9 2.2 4.2 0.9 5.3 ns V CC = 4.5 V to 5.5 V 0.7 1.7 3.2 0.7 4.0 ns ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 7 of 21

Table 8. Dynamic characteristics continued Voltages are referenced to GND (ground 0 V); for test circuit see Figure 9. Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max C PD power dissipation capacitance per gate; V I = GND to V CC [3] - 14 - - - pf [1] Typical values are measured at nominal V CC and at T amb = 25 C. [2] t pd is the same as t PLH and t PHL. [3] C PD is used to determine the dynamic power dissipation (P D in W). P D = C PD V CC 2 f i N + (C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. 12. Waveforms V I n, nb input V M GND t PHL t PLH V OH ny output V M V OL mna224 Fig 8. Measurement points are given in Table 9. V OL and V OH are typical output voltage levels that occur with the output load. Input (n, nb) to output (ny) propagation delays Table 9. Measurement points Supply voltage Input Output V CC V M V M 1.65 V to 1.95 V 0.5V CC 0.5V CC 2.3 V to 2.7 V 0.5V CC 0.5V CC 2.7 V 1.5 V 1.5 V 3.0 V to 3.6 V 1.5 V 1.5 V 4.5 V to 5.5 V 0.5V CC 0.5V CC ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 8 of 21

V I negative pulse 0 V 90 % V M 10 % t W V M t f t r t r t f V I positive pulse 0 V 10 % 90 % V M t W V M V EXT V CC PULSE GENERTOR V I DUT V O RL RT CL RL 001aae235 Fig 9. Test data is given in Table 10. Definitions for test circuit: R L = Load resistance C L = Load capacitance including jig and probe capacitance R T = Termination resistance should be equal to output impedance Z o of the pulse generator V EXT = Test voltage for switching times Test circuit for measuring switching times Table 10. Test data Supply voltage Input Load V EXT V CC V I t r, t f C L R L t PLH, t PHL 1.65 V to 1.95 V V CC 2.0 ns 30 pf 1 k open 2.3 V to 2.7 V V CC 2.0 ns 30 pf 500 open 2.7 V 2.7 V 2.5 ns 50 pf 500 open 3.0 V to 3.6 V 2.7 V 2.5 ns 50 pf 500 open 4.5 V to 5.5 V V CC 2.5 ns 50 pf 500 open ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 9 of 21

13. Package outline TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2 D E X c y H E v M Z 8 5 2 1 ( 3 ) pin 1 index L p θ L 1 4 detail X e b p w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1.1 0.15 0.00 2 3 b p c D (1) E (1) e H E L L p v w y Z (1) θ 0.95 0.75 0.25 0.38 0.22 0.18 0.08 3.1 2.9 3.1 2.9 0.65 4.1 3.9 0.5 0.47 0.33 0.2 0.13 0.1 0.70 0.35 8 0 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT505-2 - - - 02-01-16 Fig 10. Package outline SOT505-2 (TSSOP8) ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 10 of 21

VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm SOT765-1 D E X c y H E v M Z 8 5 Q 2 1 pin 1 index ( 3 ) L p θ 1 4 detail X L e b p w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1 0.15 0.00 2 3 b p c D (1) E (2) e H E L L p Q v w y Z (1) θ 0.85 0.60 0.12 0.27 0.17 0.23 0.08 2.1 1.9 2.4 2.2 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included. 0.5 3.2 3.0 0.4 0.40 0.15 0.21 0.19 0.2 0.13 0.1 0.4 0.1 8 0 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT765-1 MO-187 02-06-07 Fig 11. Package outline SOT765-1 (VSSOP8) ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 11 of 21

XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 1 x 1.95 x 0.5 mm SOT833-1 b 1 2 3 4 L 1 L 4 (2) e 8 7 6 5 e 1 e 1 e 1 8 (2) 1 D E terminal 1 index area 0 1 2 mm DIMENSIONS (mm are the original dimensions) scale UNIT (1) max 1 max b D E e e 1 L L 1 mm 0.5 0.04 0.25 0.17 2.0 1.9 1.05 0.95 0.6 0.5 0.35 0.27 0.40 0.32 Notes 1. Including plating thickness. 2. Can be visible in some manufacturing processes. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT833-1 - - - MO-252 - - - 07-11-14 07-12-07 Fig 12. Package outline SOT833-1 (XSON8) ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 12 of 21

XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.35 x 1 x 0.5 mm SOT1089 E terminal 1 index area D 1 detail X (4 ) (2) e L (8 ) (2) b 4 5 e 1 1 8 terminal 1 index area L 1 0 0.5 1 mm X Dimensions scale Unit (1) 1 b D E e e 1 L L 1 mm max nom min Outline version SOT1089 0.5 0.04 0.20 1.40 0.15 1.35 0.12 1.30 1.05 1.00 0.95 0.55 0.35 Note 1. Including plating thickness. 2. Visible depending upon used manufacturing technology. References IEC JEDEC JEIT MO-252 0.35 0.30 0.27 0.40 0.35 0.32 European projection Issue date 10-04-09 10-04-12 sot1089_po Fig 13. Package outline SOT1089 (XSON8) ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 13 of 21

XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 3 x 2 x 0.5 mm SOT996-2 D B E 1 detail X terminal 1 index area L 1 e 1 e b 1 4 v w C C B y 1 C C y L 2 L 8 5 X 0 1 2 mm scale Dimensions (mm are the original dimensions) Unit (1) 1 b D E e e 1 L L 1 L 2 v w y y 1 mm max nom min 0.5 0.05 0.00 0.35 0.15 2.1 1.9 3.1 2.9 0.5 0.15 0.6 0.5 1.5 0.1 0.05 0.3 0.05 0.4 0.05 0.1 sot996-2_po Outline version SOT996-2 References IEC JEDEC JEIT European projection Issue date 07-12-21 12-11-20 Fig 14. Package outline SOT996-2 (XSON8) ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 14 of 21

XQFN8: plastic, extremely thin quad flat package; no leads; 8 terminals; body 1.6 x 1.6 x 0.5 mm SOT902-2 X D B terminal 1 index area E 1 detail X b e 4 v w C C B y 1 C C y 3 5 e 1 2 6 1 7 terminal 1 index area L 8 metal area not for soldering L 1 Dimensions 0 1 2 mm scale Unit (1) 1 b D E e e 1 L L 1 v w y y 1 mm max nom min 0.5 0.05 0.00 0.25 0.20 0.15 1.65 1.60 1.55 1.65 1.60 1.55 0.55 0.5 0.35 0.30 0.25 0.15 0.10 0.05 0.1 0.05 0.05 0.05 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. sot902-2_po Outline version References IEC JEDEC JEIT SOT902-2 - - - MO-255 - - - European projection Issue date 10-11-02 11-03-31 Fig 15. Package outline SOT902-2 (XQFN8) ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 15 of 21

XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.2 x 1.0 x 0.35 mm SOT1116 1 2 3 b 4 (4 ) (2) L 1 L e 8 7 6 5 e 1 e 1 e 1 (8 ) (2) 1 D E terminal 1 index area Dimensions 0 0.5 1 mm scale Unit (1) 1 b D E e e 1 L L 1 mm max nom min Outline version SOT1116 0.35 0.04 0.20 1.25 0.15 1.20 0.12 1.15 1.05 1.00 0.95 0.55 0.3 Note 1. Including plating thickness. 2. Visible depending upon used manufacturing technology. 0.35 0.30 0.27 References 0.40 0.35 0.32 IEC JEDEC JEIT European projection Issue date 10-04-02 10-04-07 sot1116_po Fig 16. Package outline SOT1116 (XSON8) ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 16 of 21

XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.35 x 1.0 x 0.35 mm SOT1203 1 2 3 b 4 (4 ) (2) L 1 L e 8 7 6 e 1 e 1 e 1 5 (8 ) (2) 1 D E terminal 1 index area Dimensions 0 0.5 1 mm scale Unit (1) 1 b D E e e 1 L L 1 mm max nom min Outline version SOT1203 0.35 0.04 0.20 1.40 0.15 1.35 0.12 1.30 1.05 1.00 0.95 0.55 0.35 Note 1. Including plating thickness. 2. Visible depending upon used manufacturing technology. 0.35 0.30 0.27 References 0.40 0.35 0.32 IEC JEDEC JEIT European projection Issue date 10-04-02 10-04-06 sot1203_po Fig 17. Package outline SOT1203 (XSON8) ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 17 of 21

14. bbreviations Table 11. cronym CMOS DUT ESD HBM MM TTL bbreviations Description Complementary Metal-Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 15. Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes v.11 20130408 Product data sheet - v.10 Modifications: For type number GD XSON8U has changed to XSON8. v.10 20120622 Product data sheet - v.9 Modifications: For type number GM the SOT code has changed to SOT902-2. v.9 20111128 Product data sheet - v.8 Modifications: Legal pages updated. v.8 20101110 Product data sheet - v.7 v.7 20080606 Product data sheet - v.6 v.6 20080227 Product data sheet - v.5 v.5 20070904 Product data sheet - v.4 v.4 20060515 Product data sheet - v.3 v.3 20050201 Product specification - v.2 v.2 20040922 Product specification - v.1 v.1 20031027 Product specification - - ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 18 of 21

16. Legal information 16.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 16.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 16.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 19 of 21

Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. 16.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 17. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 11 8 pril 2013 20 of 21

18. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 2 4 Marking................................ 2 5 Functional diagram...................... 3 6 Pinning information...................... 3 6.1 Pinning............................... 3 6.2 Pin description......................... 4 7 Functional description................... 4 8 Limiting values.......................... 5 9 Recommended operating conditions........ 5 10 Static characteristics..................... 6 11 Dynamic characteristics.................. 7 12 Waveforms............................. 8 13 Package outline........................ 10 14 bbreviations.......................... 18 15 Revision history........................ 18 16 Legal information....................... 19 16.1 Data sheet status...................... 19 16.2 Definitions............................ 19 16.3 Disclaimers........................... 19 16.4 Trademarks........................... 20 17 Contact information..................... 20 18 Contents.............................. 21 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP B.V. 2013. ll rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 8 pril 2013 Document identifier: