REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Drawing updated to reflect current requirements R. MONNIN

Similar documents
REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Update boilerplate paragraph to current MIL-PRF requirements. - ro C.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with N.O.R R M. A. FRYE

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, PRECISION TIMER, MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Update to current requirements. Editorial changes throughout. - gap Raymond Monnin

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, 4-CHANNEL DIFFERENTIAL, ANALOG MULTIPLEXER, MONOLITHIC SILICON

REVISIONS. A Changes in accordance with NOR 5962-R thl Monica L. Poelking

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV SHEET REV SHEET 15 REV STATUS OF SHEETS SHEET

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, DECODERS MONOLITHIC SILICON. Inactive for new design after 7 September 1995.

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON. Inactive for new design after 7 September 1995

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, CMOS 8-BIT DAC WITH OUTPUT AMPLIFIER, MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Delete all match referenced tests as specified under Table I. - ro C.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED R. HEBER devices back to the document. - ro

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, MONOSTABLE MULTIVIBRATORS, MONOLITHIC SILICON

throughout. --les. Raymond Monnin H Update to reflect latest changes in format and requirements. Correct

MICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, CMOS/ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH OVERVOLTAGE PROTECTION, MONOLITHIC SILICON, POSITIVE LOGIC

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED SIZE A

STANDARD MICROCIRCUIT DRAWING. MICROCIRCUIT, DIGITAL-LINEAR, BiCMOS, RADIATION HARDENED, NON-INVERTING QUAD DRIVER, MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with NOR 5962-R Monica L.

Device Type Generic Number Circuit Function 01 DG406A(x)/883B 16-Channel Analog Multiplexer 02 DG407A(x)/883B Dual 8-Channel Analog Multiplexer

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Add radiation hardened level L devices and delete figures 1 and 3. - ro R.

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, DECADE COUNTERS, MONOLITHIC SILICON

MICROCIRCUITS, DIGITAL, LOW-POWER SCHOTTKY TTL, COUNTERS, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.

MICROCIRCUIT, HYBRID, CMOS, LINEAR, ANALOG MULTIPLEXER, 64 CHANNEL, +3.3 TO +5 VOLT

Reactivated after 17 Jan and may be used for new and existing designs and acquisitions.

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, LOW OFFSET OPERATIONAL AMPLIFIERS, MONOLITHIC SILICON

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. B Add class T requirements. Update boilerplate. Redrawn. - rrp R.

Radiation Performance Data Package MUX8522-S

REVISIONS. A Changes made in accordance with NOR 5962-R thl Raymond L. Monnin

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Add device type 02 and case outline Y. - ro C. SAFFLE SIZE A

Radiation Performance Data Package MUX8501-S

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS, STATIC SHIFT REGISTER, MONOLITHIC SILICON, POSITIVE LOGIC

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with NOR 5962-R Raymond L. Monnin

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A

CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD. Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, CMOS SPDT SWITCH, MONOLITHIC SILICON REVISIONS

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, 8 BIT, DIGITAL-TO-ANALOG CONVERTERS, MONOLITHIC SILICON

FEATURES APPLICATIONS

Reactivated after 10 Aug and may be used for new and existing designs and acquisitions.

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, DIGITAL, RADIATION HARDENED CMOS, ANALOG MULTIPLEXER/ DEMULTIPLEXER, MONOLITHIC SILICON

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, +5 V PROGRAMMABLE LOW DROPOUT VOLTAGE REGULATOR, MONOLITHIC SILICON

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

Q 1 Q 2. Characteristic Symbol Value Units GSS I D. Characteristic Symbol Value Units

PART TOP VIEW. Maxim Integrated Products 1

DVSA2800D Series HIGH RELIABILITY HYBRID DC-DC CONVERTERS DESCRIPTION FEATURES

Low-Voltage Single SPDT Analog Switch

N-Channel 60 V (D-S) MOSFET

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, SCHOTTKY TTL, ARITHMETIC LOGIC UNIT / FUNCTION GENERATORS, MONOLITHIC SILICON

The 74LV08 provides a quad 2-input AND function.

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR, MONOLITHIC SILICON REVISIONS

DETAIL SPECIFICATION SHEET

ON OFF PART. Pin Configurations/Functional Diagrams/Truth Tables 5 V+ LOGIC

Matched N-Channel JFET Pairs

Precision, Quad, SPDT, CMOS Analog Switch

Characteristic Symbol Value Unit Output Current I out 150 ma

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

Matched N-Channel JFET Pairs

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

Quad SPST CMOS Analog Switches

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

SOT-563 Q 1 Q 2 BOTTOM VIEW. Characteristic Symbol Value Unit Drain Source Voltage V DSS 20 V Gate-Source Voltage V GSS ±8 V T A = 25 C T A = 85 C

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Low-Voltage Single SPDT Analog Switch

J/SST111 Series. N-Channel JFETs. Vishay Siliconix J111 SST111 J112 SST112 J113 SST113

Automotive N- and P-Channel 40 V (D-S) 175 C MOSFET

Monolithic N-Channel JFET Dual

2-input EXCLUSIVE-OR gate

Precision, Quad, SPST Analog Switches

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

The 74HC21 provide the 4-input AND function.

1-A Dual-HBD (Dual-Half-Bridge Driver) TLE4207G

Automotive N- and P-Channel 100 V (D-S) 175 C MOSFET

SOT-363 Q 1 Q 2 TOP VIEW. Characteristic Symbol Value Unit I D. Characteristic Symbol Value Unit Drain Source Voltage V DSS -20 V

POWER MOSFET, N-CHANNEL, RADIATION HARDENED, HIGH RELIABILITY, SPACE USE, DETAIL SPECIFICATION FOR

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

Improved Quad CMOS Analog Switches

PRELIMINARY SPECIFICATION

PERFORMANCE SPECIFICATION SHEET

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

Optocoupler, Phototransistor Output, Dual Channel

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

2N4856JAN/JANTX/JANTXV Series. N-Channel JFETs. Vishay Siliconix

Dual N-/Dual P-Channel 30-V (D-S) MOSFETs

60 V, 0.3 A N-channel Trench MOSFET

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

54AC174/54ACT174 Hex D Flip-Flop with Master Reset

DG417/418/419. Precision CMOS Analog Switches. Features Benefits Applications. Description. Functional Block Diagram and Pin Configuration

Powered-off Protection, 6, 1.8 V to 5.5 V, SPDT Analog Switch (2:1 Multiplexer)

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

Transcription:

REVISIONS LTR DESRIPTION DATE (YR-MO-DA) APPROVED A Drawing updated to reflect current requirements. 02-11-20 R. MONNIN B Part of 5 year review update. -rrp 09-06-20 J. RODENBEK Update document paragraphs to current MIL-PRF-38535 requirements. - ro 15-08-11. SAFFLE THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLAED. REV REV REV STATUS REV OF S 1 2 3 4 5 6 7 8 9 PMI N/A MIROIRUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENIES OF THE DEPARTMENT OF DEFENSE PREPARED BY JOSEPH A. KERBY HEKED BY HARLES E. BESORE APPROVED BY MIHAEL A. FRYE DRAWING APPROVAL DATE 90-01-02 OLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil MIROIRUIT, LINEAR, DUAL, DPST, ANALOG SWITH, MONOLITHI SILION AMS N/A A AGE ODE 67268 5962-89961 1 OF 9 DS FORM 2233 5962-E456-15

1. SOPE 1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-jan class level B microcircuits in accordance with MIL-PRF-38535, appendix A. 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example: 5962-89961 01 E A Drawing number Device type (see 1.2.1) ase outline (see 1.2.2) Lead finish (see 1.2.3) 1.2.1 Device type(s). The device type(s) identify the circuit function as follows: Device type Generic number ircuit function 01 DG405 Dual, DPST analog switch 1.2.2 ase outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style E GDIP1-T16 or DIP2-T16 16 Dual-in-line 2 Q1-N20 20 Square leadless chip carrier 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A. 1.3 Absolute maximum ratings. +V to V... 44 V dc GND to V... 25 V dc V L to V... (GND 0.3 V) to 44 V dc V IN, V S, V D... -2 V to +V + 2 V or 30 ma, whichever occurs first 1/ urrent, continuous (any terminal)... 30 ma urrent (S or D), pulsed 1 ms, 10 % duty... 100 ma Power dissipation (P D ): ase E... 900 mw 2/ ase 2... 750 mw 2/ Storage temperature range... -65 to +150 Junction temperature (T J )... +175 Thermal resistance, junction-to-case ( J )... See MIL-STD-1835 1/ Signals on S X, D X or IN X exceeding +V or V will be clamped by internal diodes. Limit forward diode current to maximum current ratings. 2/ Derate linearly above T A = +75 : for case E, 12 mw/ ; for case 2, 10 mw/. DS FORM 2234 MIROIRUIT DRAWING OLUMBUS, OHIO 43218-3990 2

1.4 Recommended operating conditions. Positive supply voltage (+V)... +15 V dc Negative supply voltage (-V)... -15 V dc Logic supply voltage (V L )... +5 V dc harge injection... 60 p rosstalk (channel-to-channel)... 90 db 3/ Ambient operating temperature range (T A )... -55 to +125 2. APPLIABLE DOUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPARTMENT OF DEFENSE SPEIFIATION MIL-PRF-38535 - Integrated ircuits, Manufacturing, General Specification for. DEPARTMENT OF DEFENSE S MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic omponent ase Outlines. DEPARTMENT OF DEFENSE HANDBOOKS MIL-HDBK-103 - MIL-HDBK-780 - List of Standard Microcircuit Drawings. Standard Microcircuit Drawings. (opies of these documents are available online at http://quicksearch.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3/ rosstalk performance is improved with case outline 2. DS FORM 2234 MIROIRUIT DRAWING OLUMBUS, OHIO 43218-3990 3

3. REQUIREMENTS 3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non- JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein. 3.2.1 ase outline. The case outline shall be in accordance with 1.2.2 herein. 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1. 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range. 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I. 3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. 3.5.1 ertification/compliance mark. A compliance indicator shall be marked on all non-jan devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. 3.6 ertificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein. 3.7 ertificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing. 3.8 Notification of change. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing. 3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer. DS FORM 2234 MIROIRUIT DRAWING OLUMBUS, OHIO 43218-3990 4

TABLE I. Electrical performance characteristics. Test Symbol onditions 1/ -55 T A +125 unless otherwise specified Group A subgroups Device type Limits Unit Min Max Drain-source ON resistance Delta drain-source ON resistance Source OFF leakage current r DS (ON) I S = -10 ma, V D = 10 V, 1 01 35 +V = +13.5 V, -V = -13.5 V 2,3 45 r DS (ON) I S = -10 ma, 1 01 3 V D = 5 V, 0 V, -5 V, 2,3 5 +V = +16.5 V, -V = -16.5 V I S (OFF) V D = -15.5 V, V S = +15.5 V, 1 01 0.25 na +V = +16.5 V, -V = -16.5 V 2 20 V D = +15.5 V, V S = -15.5 V, 1 0.25 +V = +16.5 V, -V = -16.5 V 2 20 Drain OFF leakage current I D (OFF) V D = -15.5 V, V S = +15.5 V, 1 01 0.25 na +V = +16.5 V, -V = -16.5 V 2 20 V D = +15.5 V, V S = -15.5 V, 1 0.25 +V = +16.5 V, -V = -16.5 V 2 20 hannel ON leakage I D (ON) + V S = V D = 15.5 V, 1 01 0.4 na current I S (ON) +V = +16.5 V, -V = -16.5 V 2 40 Low level input I IL V IN under test = 0.8 V, 1,2 01 1.0 A current all other inputs = 2.4 V High level input I IH V IN under test = 2.4 V, 1,2 01 1.0 A current all other inputs = 0.8 V Turn on time t ON R L = 300, L = 35 pf 9 01 150 ns 10,11 275 Turn off time t OFF R L = 300, L = 35 pf 9 01 100 ns 10 250 See footnote at end of table. DS FORM 2234 MIROIRUIT DRAWING OLUMBUS, OHIO 43218-3990 5

TABLE I. Electrical performance characteristics ontinued. Test Symbol onditions 1/ -55 T A +125 unless otherwise specified Group A subgroups Device type Limits Unit Min Max Positive supply current +I +V = +16.5 V, -V = -16.5 V, 1 01 +1.0 A V IN = 0 V or 5 V 2,3 +5.0 Negative supply current -I +V = +16.5 V, -V = -16.5 V, 1 01-1.0 A V IN = 0 V or 5 V 2,3-5.0 Logic supply current I L +V = +16.5 V, -V = -16.5 V, 1 01 +1.0 A V IN = 0 V or 5 V 2,3 +5.0 Ground current I GND +V = +16.5 V, -V = -16.5 V, 1 01-1.0 A V IN = 0 V or 5 V 2,3-5.0 1/ Unless otherwise specified, +V = +15 V, -V = -15 V, V L = 5 V. DS FORM 2234 MIROIRUIT DRAWING OLUMBUS, OHIO 43218-3990 6

Device type 01 ase outlines E 2 Terminal number Terminal symbol 1 D 1 N 2 N D 1 3 D 3 N 4 S 3 D 3 5 S 4 S 3 6 D 4 N 7 N S 4 8 D 2 D 4 9 S 2 N 10 IN 2 D 2 11 +V N 12 V L S 2 13 GND IN 2 14 -V +V 15 IN 1 V L 16 S 1 N 17 --- GND 18 --- -V 19 --- IN 1 20 --- S 1 FIGURE 1. Terminal connections. DS FORM 2234 MIROIRUIT DRAWING OLUMBUS, OHIO 43218-3990 7

4. VERIFIATION 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A. 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply: a. Burn-in test, method 1015 of MIL-STD-883. (1) Test condition A or. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883. (2) T A = +125, minimum. b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer. 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B,, and D inspections. The following additional criteria shall apply. 4.3.1 Group A inspection. a. Tests shall be as specified in table II herein. b. Subgroups 4, 5, 6, 7, and 8 in table I, method 5005 of MIL-STD-883 shall be omitted. 4.3.2 Groups and D inspections. a. End-point electrical parameters shall be as specified in table II herein. b. Steady-state life test conditions, method 1005 of MIL-STD-883. (1) Test condition A or. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883. (2) T A = +125, minimum. (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883. DS FORM 2234 MIROIRUIT DRAWING OLUMBUS, OHIO 43218-3990 8

TABLE II. Electrical test requirements. MIL-STD-883 test requirements Interim electrical parameters (method 5004) Final electrical test parameters (method 5004) Group A test requirements (method 5005) Groups and D end-point electrical parameters (method 5005) Subgroups (in accordance with MIL-STD-883, method 5005, table I) 1 1*,2,3,9 1,2,3,9,10**,11** 1 * PDA applies to subgroup 1. ** Subgroups 10 and 11, if not tested, shall be guaranteed to the limits specified in table I. 5. PAKAGING 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A. 6. NOTES 6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes. 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing. 6.3 onfiguration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering hange Proposal. 6.4 Record of users. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FS 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108. 6.5 omments. omments on this drawing should be directed to DLA Land and Maritime-VA, olumbus, Ohio 43218-3990, or telephone (614) 692-0540. 6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA. DS FORM 2234 MIROIRUIT DRAWING OLUMBUS, OHIO 43218-3990 9

MIROIRUIT DRAWING BULLETIN DATE: 15-08-11 Approved sources of supply for SMD 5962-89961 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/programs/smcr/. Standard microcircuit drawing PIN 1/ Vendor AGE number Vendor similar PIN 2/ 5962-8996101EA 17856 DG405AK/883 1ES66 DG405AK/883B 3/ DG405AK/883 5962-89961012A 17856 DG405AZ/883 5962-89961012 1ES66 DG405AZ/883B 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability. 2/ aution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing. 3/ Not available from an approved source of supply. Vendor AGE number Vendor name and address 17856 Vishay-Siliconix, Inc. 2201 Laurelwood Road Santa lara, A 95054-1516 1ES66 Maxim Integrated Products 160 Rio Robles San Jose, A 95134 The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.